



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	684
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	104
Number of Gates	4000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Through Hole
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	132-BCPGA
Supplier Device Package	132-CPGA (34.54x34.54)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microsemi/a1240a-pg132m">https://www.e-xfl.com/product-detail/microsemi/a1240a-pg132m</a>

## Product Plan

Device/Package	Speed Grade <sup>1</sup>			Application <sup>1</sup>			
	Std.	-1	-2	C	I	M	B
<b>A1225A Device</b>							
84-Pin Plastic Leaded Chip Carrier (PL)	✓	✓	✓	✓	✓	-	-
100-Pin Plastic Quad Flatpack (PQ)	✓	✓	✓	✓	✓	-	-
100-Pin Very Thin Quad Flatpack (VQ)	✓	✓	✓	✓	-	-	-
100-Pin Ceramic Pin Grid Array (PG)	✓	✓	✓	✓	-	-	-
<b>A1240A Device</b>							
84-Pin Plastic Leaded Chip Carrier (PL)	✓	✓	✓	✓	✓	-	-
132-Pin Ceramic Pin Grid Array (PG)	✓	✓	✓	✓	-	✓	✓
144-Pin Plastic Quad Flat Pack (PQ)	✓	✓	✓	✓	✓	-	-
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	✓	✓	✓	✓	-	-	-
<b>A1280A Device</b>							
160-Pin Plastic Quad Flatpack (PQ)	✓	✓	✓	✓	✓	-	-
172-Pin Ceramic Quad Flatpack (CQ)	✓	✓	✓	✓	-	✓	✓
176-Pin Ceramic Pin Grid Array (PG)	✓	✓	✓	✓	-	✓	✓
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	✓	✓	✓	✓	-	-	-

Notes:

- Applications:  
 C = Commercial  
 I = Industrial  
 M = Military  
 B = MIL-STD-883

Availability:  
 ✓ = Available  
 P = Planned  
 - = Not planned

Speed Grade:  
 -1 = Approx. 15% faster than Std.  
 -2 = Approx. 25% faster than Std.

- Contact your Microsemi SoC Products Group sales representative for product availability.

## Device Resources

Device Series	Logic Modules	Gates	User I/Os									
			PG176	PG132	PG100	PQ160	PQ144	PQ100	PL84	CQ172	TQ176	VQ100
A1225A	451	2,500	-	-	83	-	-	83	72	-	-	83
A1240A	684	4,000	-	104	-	-	104	-	72	-	104	-
A1280A	1,232	8,000	140	-	-	125	-	-	72	140	140	-

Contact your local Microsemi SoC Products Group representative for device availability:

<http://www.microsemi.com/soc/contact/default.aspx>.

---

# Table of Contents

---

ACT 2 Family Overview	
General Description .....	1-1
Detailed Specifications	
Operating Conditions .....	2-1
Package Thermal Characteristics .....	2-3
Power Dissipation .....	2-3
ACT 2 Timing Model <sup>1</sup> .....	2-7
Pin Descriptions .....	2-21
Package Pin Assignments	
PL84 .....	3-1
PQ100 .....	3-3
PQ144 .....	3-5
PQ160 .....	3-7
VQ100 .....	3-9
CQ172 .....	3-14
PG100 .....	3-16
PG132 .....	3-18
PG176 .....	3-20
Datasheet Information	
List of Changes .....	4-1
Datasheet Categories .....	4-2
Safety Critical, Life Support, and High-Reliability Applications Policy .....	4-2

## 1 – ACT 2 Family Overview

---

### General Description

The ACT 2 family represents Actel's second generation of field programmable gate arrays (FPGAs). The ACT 2 family presents a two-module architecture, consisting of C-modules and S-modules. These modules are optimized for both combinatorial and sequential designs. Based on Actel's patented channelled array architecture, the ACT 2 family provides significant enhancements to gate density and performance while maintaining downward compatibility with the ACT 1 design environment and upward compatibility with the ACT 3 design environment. The devices are implemented in silicon gate, 1.0- $\mu$ m, two-level metal CMOS, and employ Actel's PLICE® antifuse technology. This revolutionary architecture offers gate array design flexibility, high performance, and fast time-to-production with user programming. The ACT 2 family is supported by the Designer and Designer Advantage Systems, which offers automatic pin assignment, validation of electrical and design rules, automatic placement and routing, timing analysis, user programming, and diagnostic probe capabilities. The systems are supported on the following platforms: 386/486™ PC, Sun™, and HP™ workstations. The systems provide CAE interfaces to the following design environments: Cadence, Viewlogic®, Mentor Graphics®, and OrCAD™.



---

## 2 – Detailed Specifications

---

### Operating Conditions

**Table 2-1 • Absolute Maximum Ratings<sup>1</sup>**

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	–0.5 to +7.0	V
VI	Input voltage	–0.5 to VCC + 0.5	V
VO	Output voltage	–0.5 to VCC + 0.5	V
IIO	I/O source sink current <sup>2</sup>	±20	mA
T <sub>STG</sub>	Storage temperature	–65 to +150	°C


Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will be forward biased and can draw excessive current.

**Table 2-2 • Recommended Operating Conditions**


Parameter	Commercial	Industrial	Military	Units
Temperature range*	0 to +70	–40 to +85	–55 to +125	°C
Power supply tolerance	±5	±10	±10	%VCC

Note: \*Ambient temperature ( $T_A$ ) is used for commercial and industrial; case temperature ( $T_C$ ) is used for military.



**Figure 2-5 • Module Delays**

### Sequential Module Timing Characteristics



Note: D represents all data functions involving A, B, and S for multiplexed flip-flops.

**Figure 2-6 • Flip-Flops and Latches**

**A1225A Timing Characteristics (continued)****Table 2-13 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C**

I/O Module Input Propagation Delays		-2 Speed		-1 Speed		Std. Speed		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>INYH</sub>	Pad to Y High		2.9		3.3		3.8	ns
t <sub>INYL</sub>	Pad to Y Low		2.6		3.0		3.5	ns
t <sub>INGH</sub>	G to Y High		5.0		5.7		6.6	ns
t <sub>INGL</sub>	G to Y Low		4.7		5.4		6.3	ns
<b>Input Module Predicted Input Routing Delays*</b>								
t <sub>IRD1</sub>	FO = 1 Routing Delay		4.1		4.6		5.4	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		4.6		5.2		6.1	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		5.3		6.0		7.1	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		5.7		6.4		7.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		7.4		8.3		9.8	ns
<b>Global Clock Network</b>								
t <sub>CKH</sub>	Input Low to High	FO = 32		10.2		11.0		12.8
		FO = 256		11.8		13.0		15.7
t <sub>CKL</sub>	Input High to Low	FO = 32		10.2		11.0		12.8
		FO = 256		12.0		13.2		15.9
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32	3.4		4.1		4.5	
		FO = 256	3.8		4.5		5.0	
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32	3.4		4.1		4.5	
		FO = 256	3.8		4.5		5.0	
t <sub>CKSW</sub>	Maximum Skew	FO = 32	0.7		0.7		0.7	
		FO = 256	3.5		3.5		3.5	
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32	0.0		0.0		0.0	
		FO = 256	0.0		0.0		0.0	
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	7.0		7.0		7.0	
		FO = 256	11.2		11.2		11.2	
t <sub>P</sub>	Minimum Period	FO = 32	7.7		8.3		9.1	
		FO = 256	8.1		8.8		10.0	
f <sub>MAX</sub>	Maximum Frequency	FO = 32		130.0		120.0		110.0
		FO = 256		125.0		115.0		100.0

Note: \*These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

**A1240A Timing Characteristics (continued)****Table 2-17 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C**

TTL Output Module Timing <sup>1</sup>		-2 Speed		-1 Speed		Std. Speed		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DLH</sub>	Data to Pad High		8.0		9.0		10.6	ns
t <sub>DHL</sub>	Data to Pad Low		10.1		11.4		13.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.7		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.4		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		9.0		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.07		0.08		0.09	ns/pF
d <sub>THL</sub>	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS Output Module Timing <sup>1</sup>								
t <sub>DLH</sub>	Data to Pad High		10.2		11.5		13.5	ns
t <sub>DHL</sub>	Data to Pad Low		8.4		9.6		11.2	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.7		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.4		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		9.0		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.12		0.13		0.16	ns/pF
d <sub>THL</sub>	Delta High to Low		0.09		0.10		0.12	ns/pF

Notes:

1. Delays based on 50 pF loading.
2. SSO information can be found at [www.microsemi.com/soc/techdocs/appnotes/board\\_consideration.aspx](http://www.microsemi.com/soc/techdocs/appnotes/board_consideration.aspx).

## A1280A Timing Characteristics

**Table 2-18 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C**

Logic Module Propagation Delays <sup>1</sup>		-2 Speed <sup>3</sup>		-1 Speed		Std. Speed		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD1</sub>	Single Module		3.8		4.3		5.0	ns
t <sub>CO</sub>	Sequential Clock to Q		3.8		4.3		5.0	ns
t <sub>GO</sub>	Latch G to Q		3.8		4.3		5.0	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicted Routing Delays <sup>2</sup>								
t <sub>RD1</sub>	FO = 1 Routing Delay		1.7		2.0		2.3	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		2.5		2.8		3.3	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		3.0		3.4		4.0	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		3.7		4.2		4.9	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		6.7		7.5		8.8	ns
Sequential Timing Characteristics <sup>3,4</sup>								
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	5.5		6.0		7.0		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Clock Asynchronous Pulse Width	5.5		6.0		7.0		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	11.7		13.3		18.0		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>OUTSU</sub>	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		85.0		75.0		50.0	MHz

Notes:

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

**A1280A Timing Characteristics (continued)****Table 2-19 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C**

I/O Module Input Propagation Delays		-2 Speed		-1 Speed		Std. Speed		Units
Parameter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>INYH</sub>	Pad to Y High		2.9		3.3		3.8	ns
t <sub>INYL</sub>	Pad to Y Low		2.7		3.0		3.5	ns
t <sub>INGH</sub>	G to Y High		5.0		5.7		6.6	ns
t <sub>INGL</sub>	G to Y Low		4.8		5.4		6.3	ns
<b>Input Module Predicted Input Routing Delays*</b>								
t <sub>IRD1</sub>	FO = 1 Routing Delay		4.6		5.1		6.0	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		5.2		5.9		6.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		5.6		6.3		7.4	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		6.5		7.3		8.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		9.4		10.5		12.4	ns
<b>Global Clock Network</b>								
t <sub>CKH</sub>	Input Low to High	FO = 32		10.2		11.0		12.8
		FO = 256		13.1		14.6		17.2
t <sub>CKL</sub>	Input High to Low	FO = 32		10.2		11.0		12.8
		FO = 256		13.3		14.9		17.5
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32	5.0		5.5		6.6	ns
		FO = 256	5.8		6.4		7.6	
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32	5.0		5.5		6.6	ns
		FO = 256	5.8		6.4		7.6	
t <sub>CKSW</sub>	Maximum Skew	FO = 32	0.5		0.5		0.5	ns
		FO = 256	2.5		2.5		2.5	
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32	0.0		0.0		0.0	ns
		FO = 256	0.0		0.0		0.0	
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	7.0		7.0		7.0	ns
		FO = 256	11.2		11.2		11.2	
t <sub>P</sub>	Minimum Period	FO = 32	9.6		11.2		13.3	ns
		FO = 256	10.6		12.6		15.3	
f <sub>MAX</sub>	Maximum Frequency	FO = 32		105.0		90.0		75.0
		FO = 256		95.0		80.0		65.0

Note: \*These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

**A1280A Timing Characteristics (continued)**


PL84			
Pin Number	A1225A Function	A1240A Function	A1280A Function
2	CLKB, I/O	CLKB, I/O	CLKB, I/O
4	PRB, I/O	PRB, I/O	PRB, I/O
6	GND	GND	GND
10	DCLK, I/O	DCLK, I/O	DCLK, I/O
12	MODE	MODE	MODE
22	VCC	VCC	VCC
23	VCC	VCC	VCC
28	GND	GND	GND
43	VCC	VCC	VCC
49	GND	GND	GND
52	SDO	SDO	SDO
63	GND	GND	GND
64	VCC	VCC	VCC
65	VCC	VCC	VCC
70	GND	GND	GND
76	SDI, I/O	SDI, I/O	SDI, I/O
81	PRA, I/O	PRA, I/O	PRA, I/O
83	CLKA, I/O	CLKA, I/O	CLKA, I/O
84	VCC	VCC	VCC

**Notes:**

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

## PQ100

---



---

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at  
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

<b>PQ100</b>	
<b>Pin Number</b>	<b>A1225A Function</b>
2	DCLK, I/O
4	MODE
9	GND
16	VCC
17	VCC
22	GND
34	GND
40	VCC
46	GND
52	SDO
57	GND
64	GND


<b>PQ100</b>	
<b>Pin Number</b>	<b>A1225A Function</b>
65	VCC
66	VCC
67	VCC
72	GND
79	SDI, I/O
84	GND
87	PRA, I/O
89	CLKA, I/O
90	VCC
92	CLKB, I/O
94	PRB, I/O
96	GND

**Notes:**

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

## PQ144

---




---

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at  
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

## TQ176

---



### Note

For Package Manufacturing and Environmental information, visit the Resource Center at  
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

TQ176		
Pin Number	A1240A Function	A1280A Function
1	GND	GND
2	MODE	MODE
8	NC	NC
10	NC	I/O
11	NC	I/O
13	NC	VCC
18	GND	GND
19	NC	I/O
20	NC	I/O
22	NC	I/O
23	GND	GND
24	NC	VCC
25	VCC	VCC
26	NC	I/O
27	NC	I/O
28	VCC	VCC
29	NC	I/O
33	NC	NC
37	NC	I/O
38	NC	NC
45	GND	GND
52	NC	VCC
54	NC	I/O
55	NC	I/O
57	NC	NC
61	NC	I/O
64	NC	I/O
66	NC	I/O
67	GND	GND
68	VCC	VCC
74	NC	I/O
77	NC	NC
78	NC	I/O
80	NC	I/O

TQ176		
Pin Number	A1240A Function	A1280A Function
82	NC	VCC
86	NC	I/O
87	SDO	SDO
89	GND	GND
96	NC	I/O
97	NC	I/O
101	NC	NC
103	NC	I/O
106	GND	GND
107	NC	I/O
108	NC	I/O
109	GND	GND
110	VCC	VCC
111	GND	GND
112	VCC	VCC
113	VCC	VCC
114	NC	I/O
115	NC	I/O
116	NC	VCC
121	NC	NC
124	NC	I/O
125	NC	I/O
126	NC	NC
133	GND	GND
135	SDI, I/O	SDI, I/O
136	NC	I/O
140	NC	VCC
143	NC	I/O
144	NC	I/O
145	NC	NC
147	NC	I/O
151	NC	I/O
152	PRA, I/O	PRA, I/O
154	CLKA, I/O	CLKA, I/O

<b>TQ176</b>		
<b>Pin Number</b>	<b>A1240A Function</b>	<b>A1280A Function</b>
155	VCC	VCC
156	GND	GND
158	CLKB, I/O	CLKB, I/O
160	PRB, I/O	PRB, I/O
161	NC	I/O
165	NC	NC
166	NC	I/O
168	NC	I/O
170	NC	VCC
173	NC	I/O
175	DCLK, I/O	DCLK, I/O

*Notes:*

1. NC denotes no connection.
2. All unlisted pin numbers are user I/Os.
3. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.


PG100		PG100	
Pin Number	A1225A Function	Pin Number	A1225A Function
A4	PRB, I/O	E11	VCC
A7	PRA, I/O	F3	VCC
B6	VCC	F9	VCC
C2	MODE	F10	VCC
C3	DCLK, I/O	F11	GND
C5	GND	G1	VCC
C6	CLKA, I/O	G3	GND
C7	GND	G9	GND
C8	SDI, I/O	J5	GND
D6	CLKB, I/O	J7	GND
D10	GND	J9	SDO
E3	GND	K6	VCC

*Notes:*

1. All unlisted pin numbers are user I/Os.
2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

## PG132

---



● Orientation Pin

---

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at  
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>

