

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	684
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	104
Number of Gates	4000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1240a-tqg176c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Table of Contents**

ACT 2 Family Overview	
General Description	
Detailed Specifications	
Operating Conditions	
Package Thermal Characteristics	
Power Dissipation	
ACT 2 Timing Model <sup>1</sup>	
Pin Descriptions	2-21
Package Pin Assignments	
PL84	
PQ100	
PQ144	
PQ160	
VQ100	
CQ172	
PG100	
PG132	
PG176	
Datasheet Information	
List of Changes	4-1
Datasheet Categories	
Safety Critical, Life Support, and High-Reliability Applications Policy	



# 2 - Detailed Specifications

# **Operating Conditions**

Table 2-1 • Absolute Maximum Ratings<sup>1</sup>

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	-0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current <sup>2</sup>	±20	mA
T <sub>STG</sub>	Storage temperature	-65 to +150	°C

#### Notes:

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
- 2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND -0.5 V, the internal protection diodes will be forward biased and can draw excessive current.

Table 2-2 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature range*	0 to +70	-40 to +85	-55 to +125	°C
Power supply tolerance	±5	±10	±10	%VCC

Note: \*Ambient temperature  $(T_A)$  is used for commercial and industrial; case temperature  $(T_C)$  is used for military.



# **Package Thermal Characteristics**

The device junction to case thermal characteristic is  $\theta$ jc, and the junction to ambient air characteristic is  $\theta$ ja. The thermal characteristics for  $\theta$ ja are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a PQ160 package at commercial temperature and still air is as follows:

$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{\text{ia}}\text{°C/W}} = \frac{150\text{°C} - 70\text{°C}}{33\text{°C/W}} = 2.4 \text{ W}$$

EQ 1

Table 2-4 • Package Thermal Characteristics

Package Type <sup>*</sup>	Pin Count	$\theta_{ extsf{jc}}$	θ <sub>ja</sub> Still Air	$_{ m ja}^{ m  heta_{ m ja}}$ 300 ft./min.	Units
Ceramic Pin Grid Array	100	5	35	17	°C/W
	132	5	30	15	°C/W
	176	8	23	12	°C/W
Ceramic Quad Flatpack	172	8	25	15	°C/W
Plastic Quad Flatpack <sup>1</sup>	100	13	48	40	°C/W
	144	15	40	32	°C/W
	160	15	38	30	°C/W
Plastic Leaded Chip Carrier	84	12	37	28	°C/W
Very Thin Quad Flatpack	100	12	43	35	°C/W
Thin Quad Flatpack	176	15	32	25	°C/W

Notes: (Maximum Power in Still Air)

- Maximum power dissipation values for PQFP packages are 1.9 W (PQ100), 2.3 W (PQ144), and 2.4 W (PQ160).
- 2. Maximum power dissipation for PLCC packages is 2.7 W.
- 3. Maximum power dissipation for VQFP packages is 2.3 W.
- 4. Maximum power dissipation for TQFP packages is 3.1 W.

# **Power Dissipation**

P = [ICC standby + ICCactive] \* VCC + IOL \* VOL \* N + IOH\* (VCC - VOH) \* M

EQ2

where:

ICC standby is the current flowing when no inputs or outputs are changing

ICCactive is the current flowing due to CMOS switching.

IOL and IOH are TTL sink/source currents.

VOL and VOH are TTL level output voltages.

N is the number of outputs driving TTL loads to VOL.

M is the number of outputs driving TTL loads to VOH.

An accurate determination of N and M is problematical because their values depend on the family type, design details, and on the system I/O. The power can be divided into two components: static and active.



## **Static Power Component**

Microsemi FPGAs have small static power components that result in lower power dissipation than PALs or PLDs. By integrating multiple PALs/PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power. Standby power is calculated in Table 2-5 for commercial, worst case conditions.

Table 2-5 • Standby Power Calculation

ICC	VCC	Power
2 mA	5.25 V	10.5 mW

The static power dissipated by TTL loads depends on the number of outputs driving high or low and the DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving low, and 140 mW with all outputs driving high. The actual dissipation will average somewhere between as I/Os switch states with time.

# **Active Power Component**

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency dependent, a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs.

An additional component of the active power dissipation is the totem-pole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

# **Equivalent Capacitance**

The power dissipated by a CMOS circuit can be expressed by EQ 3.

Power (
$$\mu$$
W) = C<sub>EQ</sub> \* VCC<sup>2</sup> \* F

EQ3

Where:

C<sub>EO</sub> is the equivalent capacitance expressed in pF.

VCC is the power supply in volts.

F is the switching frequency in MHz.


Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used over a wide range of operating conditions. Equivalent capacitance values are shown in Table 2-6.

Table 2-6 • CEQ Values for Microsemi FPGAs

Item	CEQ Value
Modules (C <sub>EQM</sub> )	5.8
Input Buffers (C <sub>EQI</sub> )	12.9
Output Buffers (C <sub>EQO</sub> )	23.8
Routed Array Clock Buffer Loads (C <sub>EQCR</sub> )	3.9

2-4 Revision 8

# **ACT 2 Timing Model<sup>1</sup>**



#### Notes:

- 1. Values shown for A1240A-2 at worst-case commercial conditions.
- 2. Input module predicted routing delay

Figure 2-1 • Timing Model



## **Parameter Measurement**




Figure 2-2 • Output Buffer Delays




Figure 2-3 • AC Test Loads




Figure 2-4 • Input Buffer Delays

2-8 Revision 8







Figure 2-5 • Module Delays

# **Sequential Module Timing Characteristics**



Note: D represents all data functions involving A, B, and S for multiplexed flip-flops.

Figure 2-6 • Flip-Flops and Latches






Figure 2-7 • Input Buffer Latches




Figure 2-8 • Output Buffer Latches

2-10 Revision 8



# **A1240A Timing Characteristics**

Table 2-15 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T,I = 70°C

Logic Module Propagation Delays <sup>1</sup>		-2 Speed <sup>3</sup>		-1 Speed		Std. Speed	
r/Description	Min.	Max.	Min.	Max.	Min.	Max.	
Single Module		3.8		4.3		5.0	ns
Sequential Clock to Q		3.8		4.3		5.0	ns
Latch G to Q		3.8		4.3		5.0	ns
Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Routing Delays <sup>2</sup>							
FO = 1 Routing Delay		1.4		1.5		1.8	ns
FO = 2 Routing Delay		1.7		2.0		2.3	ns
FO = 3 Routing Delay		2.3		2.6		3.0	ns
FO = 4 Routing Delay		3.1		3.5		4.1	ns
FO = 8 Routing Delay		4.7		5.4		6.3	ns
al Timing Characteristics <sup>3,4</sup>							
Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
Flip-Flop (Latch) Enable Setup	8.0		0.9		1.0		ns
Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
Flip-Flop (Latch) Clock Active Pulse Width	4.5		6.0		6.5		ns
Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		6.0		6.5		ns
Flip-Flop Clock Input Period	9.8		12.0		15.0		ns
Input Buffer Latch Hold	0.0		0.0		0.0		ns
Input Buffer Latch Setup	0.4		0.4		0.5		ns
Output Buffer Latch Hold	0.0		0.0		0.0		ns
Output Buffer Latch Setup	0.4		0.4		0.5		ns
Flip-Flop (Latch) Clock Frequency		100.0		80.0		66.0	MHz
	Single Module  Sequential Clock to Q  Latch G to Q  Flip-Flop (Latch) Reset to Q  Routing Delays²  FO = 1 Routing Delay  FO = 2 Routing Delay  FO = 3 Routing Delay  FO = 8 Routing Delay  FO = 8 Routing Delay  Timing Characteristics³,4  Flip-Flop (Latch) Data Input Setup  Flip-Flop (Latch) Data Input Hold  Flip-Flop (Latch) Enable Setup  Flip-Flop (Latch) Clock Active Pulse Width  Flip-Flop Clock Input Period  Input Buffer Latch Hold  Input Buffer Latch Hold  Output Buffer Latch Hold  Output Buffer Latch Setup	Single Module  Sequential Clock to Q  Latch G to Q  Flip-Flop (Latch) Reset to Q  Routing Delays²  FO = 1 Routing Delay  FO = 2 Routing Delay  FO = 3 Routing Delay  FO = 8 Routing Delay  FO = 8 Routing Delay  FIp-Flop (Latch) Data Input Setup  Flip-Flop (Latch) Data Input Hold  Flip-Flop (Latch) Enable Setup  Rip-Flop (Latch) Enable Hold  Flip-Flop (Latch) Clock Active Pulse Width  Flip-Flop (Latch) Clock Asynchronous Pulse Width  Flip-Flop Clock Input Period  Input Buffer Latch Hold  Output Buffer Latch Setup  Output Buffer Latch Setup	Single Module  Sequential Clock to Q  Latch G to Q  Flip-Flop (Latch) Reset to Q  Routing Delays²  FO = 1 Routing Delay  FO = 2 Routing Delay  FO = 3 Routing Delay  FO = 8 Routing Delay  At Timing Characteristics³,4  Flip-Flop (Latch) Data Input Setup  Flip-Flop (Latch) Data Input Hold  Flip-Flop (Latch) Enable Setup  Rip-Flop (Latch) Enable Hold  Flip-Flop (Latch) Clock Active Pulse Width  Flip-Flop (Latch) Clock Asynchronous Pulse Width  Flip-Flop Clock Input Period  Input Buffer Latch Hold  Output Buffer Latch Hold  Output Buffer Latch Setup  Output Buffer Latch Setup	Single Module         3.8           Sequential Clock to Q         3.8           Latch G to Q         3.8           Flip-Flop (Latch) Reset to Q         3.8           Routing Delays²         1.4           FO = 1 Routing Delay         1.7           FO = 2 Routing Delay         2.3           FO = 3 Routing Delay         3.1           FO = 8 Routing Delay         4.7           al Timing Characteristics³,4           Flip-Flop (Latch) Data Input Setup         0.4         0.4           Flip-Flop (Latch) Data Input Hold         0.0         0.0           Flip-Flop (Latch) Enable Setup         0.8         0.9           Flip-Flop (Latch) Enable Hold         0.0         0.0           Flip-Flop (Latch) Clock Active Pulse Width         4.5         6.0           Flip-Flop Clock Input Period         9.8         12.0           Input Buffer Latch Hold         0.0         0.0           Input Buffer Latch Setup         0.4         0.4           Output Buffer Latch Setup         0.4         0.4           Output Buffer Latch Setup         0.4         0.4	Single Module       3.8       4.3         Sequential Clock to Q       3.8       4.3         Latch G to Q       3.8       4.3         Flip-Flop (Latch) Reset to Q       3.8       4.3         Routing Delays²         FO = 1 Routing Delay       1.4       1.5         FO = 2 Routing Delay       1.7       2.0         FO = 3 Routing Delay       2.3       2.6         FO = 8 Routing Delay       3.1       3.5         FO = 8 Routing Delay       4.7       5.4         Iniming Characteristics³.4       5.4       4.7         Flip-Flop (Latch) Data Input Setup       0.4       0.4         Flip-Flop (Latch) Data Input Hold       0.0       0.0         Flip-Flop (Latch) Enable Setup       0.8       0.9         Flip-Flop (Latch) Enable Hold       0.0       0.0         Flip-Flop (Latch) Clock Active Pulse Width       4.5       6.0         Flip-Flop (Latch) Clock Asynchronous Pulse Width       4.5       6.0         Flip-Flop Clock Input Period       9.8       12.0         Input Buffer Latch Hold       0.0       0.0         Input Buffer Latch Setup       0.4       0.4         Output Buffer Latch Setup       0.4       0.4     <	Single Module	Single Module

#### Notes:

- 1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
  estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
  performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
  shipment.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.



PL84				
Pin Number	A1225A Function	A1240A Function	A1280A Function	
2	CLKB, I/O	CLKB, I/O	CLKB, I/O	
4	PRB, I/O	PRB, I/O	PRB, I/O	
6	GND	GND	GND	
10	DCLK, I/O	DCLK, I/O	DCLK, I/O	
12	MODE	MODE	MODE	
22	VCC	VCC	VCC	
23	VCC	VCC	VCC	
28	GND	GND	GND	
43	VCC	VCC	VCC	
49	GND	GND	GND	
52	SDO	SDO	SDO	
63	GND	GND	GND	
64	VCC	VCC	VCC	
65	VCC	VCC	VCC	
70	GND	GND	GND	
76	SDI, I/O	SDI, I/O	SDI, I/O	
81	PRA, I/O	PRA, I/O	PRA, I/O	
83	CLKA, I/O	CLKA, I/O	CLKA, I/O	
84	VCC	VCC	VCC	

#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-2 Revision 8



PQ100				
Pin Number	A1225A Function			
2	DCLK, I/O			
4	MODE			
9	GND			
16	VCC			
17	VCC			
22	GND			
34	GND			
40	VCC			
46	GND			
52	SDO			
57	GND			
64	GND			

PQ100				
Pin Number	A1225A Function			
65	VCC			
66	VCC			
67	VCC			
72	GND			
79	SDI, I/O			
84	GND			
87	PRA, I/O			
89	CLKA, I/O			
90	VCC			
92	CLKB, I/O			
94	PRB, I/O			
96	GND			


#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-4 Revision 8



# **PQ160**



Note: This is the top view of the package

## Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



PQ160					
Pin Number	A1280A Function				
2	DCLK, I/O				
6	VCC				
11	GND				
16	PRB, I/O				
18	CLKB, I/O				
20	VCC				
21	CLKA, I/O				
23	PRA, I/O				
30	GND				
35	VCC				
38	SDI, I/O				
40	GND				
44	GND				
49	GND				
54	VCC				
57	VCC				
58	VCC				
59	GND				
60	VCC				
61	GND				
64	GND				


PQ160					
Pin Number	A1280A Function				
69	GND				
80	GND				
82	SDO				
86	VCC				
89	GN				
98	GND				
99	GND				
109	GND				
114	VCC				
120	GND				
125	GND				
130	GND				
135	VCC				
138	VCC				
139	VCC				
140	GND				
145	GND				
150	VCC				
155	GND				
159	MODE				
160	GND				

#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-8 Revision 8

# **VQ100**




#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx




# **TQ176**



#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

# **PG132**



Orientation Pin

#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-18 Revision 8



# **Datasheet Categories**

### **Categories**

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

#### **Product Brief**

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

#### Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

### **Preliminary**

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

#### Production

This version contains information that is considered to be final.

## **Export Administration Regulations (EAR)**

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

# Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT\_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.

4-2 Revision 8