

Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

E·XF

Details	
Product Status	Obsolete
Number of LABs/CLBs	1232
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	72
Number of Gates	8000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1280a-1plg84c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1 – ACT 2 Family Overview

# **General Description**

The ACT 2 family represents Actel's second generation of field programmable gate arrays (FPGAs). The ACT 2 family presents a two-module architecture, consisting of C-modules and S-modules. These modules are optimized for both combinatorial and sequential designs. Based on Actel's patented channeled array architecture, the ACT 2 family provides significant enhancements to gate density and performance while maintaining downward compatibility with the ACT 1 design environment and upward compatibility with the ACT 3 design environment. The devices are implemented in silicon gate, 1.0- $\mu$ m, two-level metal CMOS, and employ Actel's PLICE® antifuse technology. This revolutionary architecture offers gate array design flexibility, high performance, and fast time-to-production with user programming. The ACT 2 family is supported by the Designer and Designer Advantage Systems, which offers automatic pin assignment, validation of electrical and design rules, automatic placement and routing, timing analysis, user programming, and diagnostic probe capabilities. The systems are supported on the following platforms: 386/486<sup>TM</sup> PC, Sun<sup>TM</sup>, and HP<sup>TM</sup> workstations. The systems provide CAE interfaces to the following design environments: Cadence, Viewlogic<sup>®</sup>, Mentor Graphics<sup>®</sup>, and OrCAD<sup>TM</sup>.

# 2 – Detailed Specifications

# **Operating Conditions**

#### Table 2-1 • Absolute Maximum Ratings<sup>1</sup>

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	–0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current <sup>2</sup>	±20	mA
T <sub>STG</sub>	Storage temperature	-65 to +150	°C

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.

2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will be forward biased and can draw excessive current.

#### Table 2-2 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature range*	0 to +70	-40 to +85	–55 to +125	°C
Power supply tolerance	±5	±10	±10	%VCC

Note: \*Ambient temperature  $(T_A)$  is used for commercial and industrial; case temperature  $(T_C)$  is used for military.



**Detailed Specifications** 

#### Table 2-3 • Electrical Specifications

		Con	nmercial	In	dustrial	N	lilitary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH <sup>1</sup>	$(IOH = -10 \text{ mA})^2$	2.4	-	_	_	_	-	V
	(IOH = –6 mA)	3.84	-	_	_	_	-	V
	(IOH = -4 mA)	-	-	3.7	_	3.7	-	V
VOL <sup>1</sup>	(IOL = 10 mA) <sup>2</sup>	-	0.5	_	-	_	-	V
	(IOL = 6 mA)	-	0.33	_	0.40	_	0.40	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
Input Tran	sition Time t <sub>R</sub> , t <sub>F</sub> <sup>2</sup>	-	500	_	500	-	500	ns
C <sub>IO</sub> I/O caj	pacitance <sup>2,3</sup>	-	10	_	10	-	10	pF
Standby C	urrent, ICC <sup>4</sup> (typical = 1 mA)	-	2	_	10	_	20	mA
Leakage C	Current <sup>5</sup>	-10	+10	-10	+10	-10	+10	μA
ICC(D)	Dynamic VCC supply curren	t. See the	Power Dissip	ation see	ction.		1	1

Notes:

1. Only one output tested at a time. VCC = minimum.

2. Not tested, for information only.

3. Includes worst-case PG176 package capacitance. VOUT = 0 V, f = 1 MHz

4. All outputs unloaded. All inputs = VCC or GND, typical ICC = 1 mA. ICC limit includes IPP and ISV during normal operations.

5. VOUT, VIN = VCC or GND.



2-5

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 4 shows a piece-wise linear summation over all components.

Power =VCC<sup>2</sup> \* [(m \* C<sub>EQM</sub> \*  $f_m$ )<sub>modules</sub> + (n \* C<sub>EQI</sub> \*  $f_n$ )<sub>inputs</sub>

+ (p \* ( $C_{EQO}$ +  $C_L$ ) \* fp)outputs

+ 0.5 \* (q1 \* C<sub>EQCR</sub> \* f<sub>q1</sub>)<sub>routed\_Clk1</sub> + (r1 \* f<sub>q1</sub>)<sub>routed\_Clk1</sub>

+ 0.5 \* (q2 \* C<sub>EQCR</sub> \* f<sub>q2</sub>)<sub>routed Clk2</sub> + (r<sub>2</sub> \* f<sub>q2</sub>)<sub>routed Clk2</sub>

#### Where:

m = Number of logic modules switching at fm

n = Number of input buffers switching at fn

p = Number of output buffers switching at f<sub>p</sub>

q1 = Number of clock loads on the first routed array clock

q2 = Number of clock loads on the second routed array clock

r<sub>1</sub> = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

C<sub>EOM</sub> = Equivalent capacitance of logic modules in pF

C<sub>EOI</sub> = Equivalent capacitance of input buffers in pF

C<sub>FOO</sub> = Equivalent capacitance of output buffers in pF

C<sub>EQCR</sub> = Equivalent capacitance of routed array clock in pF

C<sub>1</sub> = Output lead capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

fn = Average input buffer switching rate in MHz

fp = Average output buffer switching rate in MHz

 $f_{q1}$  = Average first routed array clock rate in MHz

f<sub>g2</sub> = Average second routed array clock rate in MHz

#### Table 2-7 • Fixed Capacitance Values for Microsemi FPGAs


Device Type	r1, routed_Clk1	r2, routed_Clk2
A1225A	106	106.0
A1240A	134	134.2
A1280A	168	167.8

EQ 4





# ACT 2 Timing Model<sup>1</sup>



Notes:

1. Values shown for A1240A-2 at worst-case commercial conditions.

2. Input module predicted routing delay

Figure 2-1 • Timing Model



Detailed Specifications

## **Parameter Measurement**




Figure 2-2 • Output Buffer Delays




Figure 2-3 • AC Test Loads




Figure 2-4 • Input Buffer Delays

## **Timing Derating Factor (Temperature and Voltage)**

# (Commercial Minimum/Maximum Specification) xIndustrialMilitaryMin.Max.Min.Max.0.691.110.671.23


#### Table 2-9 • Timing Derating Factor (Temperature and Voltage)

Table 2-10 • Timing Derating Factor for Designs at Typical Temperature (T<sub>J</sub> = 25°C) and Voltage (5.0 V)

(Commercial Maximum Specification) x	0.85

Table 2-11 • Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial, TJ = 4.75 V, 70°C)

	-55	-40	0	25	70	85	125
4.50	0.75	0.79	0.86	0.92	1.06	1.11	1.23
4.75	0.71	0.75	0.82	0.87	1.00	1.05	1.13
5.00	0.69	0.72	0.80	0.85	0.97	1.02	1.13
5.25	0.68	0.69	0.77	0.82	0.95	0.98	1.09
5.50	0.67	0.69	0.76	0.81	0.93	0.97	1.08



Note: This derating factor applies to all routing and propagation delays.

*Figure 2-9* • Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial, T<sub>J</sub> = 4.75 V, 70°C)



**Detailed Specifications** 

## A1225A Timing Characteristics

Table 2-12 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

Logic Module Propagation Delays <sup>1</sup>		–2 Sj	beed <sup>3</sup>	–1 S	-1 Speed		Std. Speed	
Paramet	er/Description	Min.	Max.	Min.	Max.	Min.	Max.	1
t <sub>PD1</sub>	Single Module		3.8		4.3		5.0	ns
t <sub>CO</sub>	Sequential Clock to Q		3.8		4.3		5.0	ns
t <sub>GO</sub>	Latch G to Q		3.8		4.3		5.0	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicte	d Routing Delays <sup>2</sup>							
t <sub>RD1</sub>	FO = 1 Routing Delay		1.1		1.2		1.4	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.7		1.9		2.2	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		2.3		2.6		3.0	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		2.8		3.1		3.7	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		4.4		4.9		5.8	ns
Sequent	ial Timing Characteristics <sup>3,4</sup>							
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	4.5		5.0		6.0		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		5.0		6.0		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	9.4		11.0		13.0		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t <sub>оитн</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>outsu</sub>	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		105.0		90.0		75.0	MHz

Notes:

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

## A1240A Timing Characteristics (continued)

#### Table 2-17 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, $T_J = 70^{\circ}C$

TTL Ou	tput Module Timing <sup>1</sup>	–2 S	peed	–1 S	peed	eed Std. Speed		
Parame	ter/Description	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DLH</sub>	Data to Pad High		8.0		9.0		10.6	ns
t <sub>DHL</sub>	Data to Pad Low		10.1		11.4		13.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.7		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.4		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		9.0		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.07		0.08		0.09	ns/pF
d <sub>THL</sub>	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS	Dutput Module Timing <sup>1</sup>	·						
t <sub>DLH</sub>	Data to Pad High		10.2		11.5		13.5	ns
t <sub>DHL</sub>	Data to Pad Low		8.4		9.6		11.2	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.7		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.4		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		9.0		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.12		0.13		0.16	ns/pF
d <sub>THL</sub>	Delta High to Low		0.09		0.10		0.12	ns/pF

Notes:

1. Delays based on 50 pF loading.

2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board\_consideration.aspx.

# **Pin Descriptions**

#### CLKA Clock A (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

#### CLKB Clock B (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

#### DCLK Diagnostic Clock (Input)

TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### GND Ground

Low supply voltage.

#### I/O Input/Output (Input, Output)

The I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven Low by the ALS software.

#### MODE Mode (Input)

The MODE pin controls the use of multifunction pins (DCLK, PRA, PRB, SDI). When the MODE pin is High, the special functions are active. When the MODE pin is Low, the pins function as I/Os. To provide Actionprobe capability, the MODE pin should be terminated to GND through a 10K resistor so that the MODE pin can be pulled High when required.

#### NC No Connection

This pin is not connected to circuitry within the device.

#### PRA Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### PRB Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### SDO Serial Data Output (Output)


Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

#### VCC 5.0 V Supply Voltage

High supply voltage.

# 3 – Package Pin Assignments


# **PL84**



#### Note


For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

# PQ100



#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

**Microsemi** ACT 2 Family FPGAs



Package Pin Assignments

PQ160			PQ160	
Pin Number	A1280A Function	Pin Number	A1280A Function	
2	DCLK, I/O	69	GND	
6	VCC	80	GND	
11	GND	82	SDO	
16	PRB, I/O	86	VCC	
18	CLKB, I/O	89	GN	
20	VCC	98	GND	
21	CLKA, I/O	99	GND	
23	PRA, I/O	109	GND	
30	GND	114	VCC	
35	VCC	120	GND	
38	SDI, I/O	125	GND	
40	GND	130	GND	
44	GND	135	VCC	
49	GND	138	VCC	
54	VCC	139	VCC	
57	VCC	140	GND	
58	VCC	145	GND	
59	GND	150	VCC	
60	VCC	155	GND	
61	GND	159	MODE	
64	GND	160	GND	

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



	TQ176	
Pin Number	A1240A Function	A1280A Function
155	VCC	VCC
156	GND	GND
158	CLKB, I/O	CLKB, I/O
160	PRB, I/O	PRB, I/O
161	NC	I/O
165	NC	NC
166	NC	I/O
168	NC	I/O
170	NC	VCC
173	NC	I/O
175	DCLK, I/O	DCLK, I/O

Notes:

- 1. NC denotes no connection.
- 2. All unlisted pin numbers are user I/Os.
- 3. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

	CQ172	CQ172			
Pin Number	A1280A Function	Pin Number	A1280A Function		
1	MODE	107	VCC		
7	GND	108	GND		
12	VCC	109	VCC		
17	GND	110	VCC		
22	GND	113	VCC		
23	VCC	118	GND		
24	VCC	123	GND		
27	VCC	131	SDI, I/O		
32	GND	136	VCC		
37	GND	141	GND		
50	VCC	148	PRA, I/O		
55	GND	150	CLKA, I/O		
65	GND	151	VCC		
66	VCC	152	GND		
75	GND	154	CLKB, I/O		
80	VCC	156	PRB, I/O		
85	SDO	161	GND		
98	GND	166	VCC		
103	GND	171	DCLK, I/O		
106	GND	L L			

Notes:

1. All unlisted pin numbers are user I/Os.

2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

PG100		PG100	
Pin Number	A1225A Function	Pin Number	A1225A Function
A4	PRB, I/O	E11	VCC
A7	PRA, I/O	F3	VCC
B6	VCC	F9	VCC
C2	MODE	F10	VCC
C3	DCLK, I/O	F11	GND
C5	GND	G1	VCC
C6	CLKA, I/O	G3	GND
C7	GND	G9	GND
C8	SDI, I/O	J5	GND
D6	CLKB, I/O	J7	GND
D10	GND	J9	SDO
E3	GND	K6	VCC

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.