



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details	
Product Status	Obsolete
Number of LABs/CLBs	1232
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	125
Number of Gates	8000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1280a-1pqg160c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Ordering Information



II Revision 8



Table of Contents

ACT 2 Family Overview General Description	1-1
Detailed Specifications	
Operating Conditions	
Package Thermal Characteristics	
Power Dissipation	
ACT 2 Timing Model ¹	
Pin Descriptions	
Package Pin Assignments	
PL84	2.1
PL04	
PQ100	
PQ160	
VQ100	
CQ172	
PG100	
PG132	
PG176	
Datasheet Information	
List of Changes	
Datasheet Categories	
Safety Critical, Life Support, and High-Reliability Applications Policy	



1 - ACT 2 Family Overview

General Description

The ACT 2 family represents Actel's second generation of field programmable gate arrays (FPGAs). The ACT 2 family presents a two-module architecture, consisting of C-modules and S-modules. These modules are optimized for both combinatorial and sequential designs. Based on Actel's patented channeled array architecture, the ACT 2 family provides significant enhancements to gate density and performance while maintaining downward compatibility with the ACT 1 design environment and upward compatibility with the ACT 3 design environment. The devices are implemented in silicon gate, 1.0-μm, two-level metal CMOS, and employ Actel's PLICE® antifuse technology. This revolutionary architecture offers gate array design flexibility, high performance, and fast time-to-production with user programming. The ACT 2 family is supported by the Designer and Designer Advantage Systems, which offers automatic pin assignment, validation of electrical and design rules, automatic placement and routing, timing analysis, user programming, and diagnostic probe capabilities. The systems are supported on the following platforms: 386/486™ PC, Sun™, and HP™ workstations. The systems provide CAE interfaces to the following design environments: Cadence, Viewlogic®, Mentor Graphics®, and OrCAD™.



2 - Detailed Specifications

Operating Conditions

Table 2-1 • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	-0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current ²	±20	mA
T _{STG}	Storage temperature	-65 to +150	°C

Notes:

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
- 2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND -0.5 V, the internal protection diodes will be forward biased and can draw excessive current.

Table 2-2 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature range*	0 to +70	-40 to +85	-55 to +125	°C
Power supply tolerance	±5	±10	±10	%VCC

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.



Detailed Specifications

Table 2-3 • Electrical Specifications

		Con	nmercial	In	dustrial	M	lilitary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH ¹	$(IOH = -10 \text{ mA})^2$	2.4	-	-	_	-	-	V
	(IOH = -6 mA)	3.84	-	-	-	-	_	V
	(IOH = -4 mA)	-	_	3.7	_	3.7	_	V
VOL ¹	$(IOL = 10 \text{ mA})^2$	-	0.5	-	_	-	_	V
	(IOL = 6 mA)	_	0.33	-	0.40	-	0.40	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
Input Transi	tion Time t _R , t _F ²	_	500	-	500	-	500	ns
C _{IO} I/O capa	acitance ^{2,3}	_	10	-	10	-	10	pF
Standby Current, ICC ⁴ (typical = 1 mA)		_	2	-	10	-	20	mA
Leakage Current ⁵		-10	+10	-10	+10	-10	+10	μA
ICC(D)	Dynamic VCC supply current	. See the	Power Dissip	ation sed	ction.		•	

Notes:

- 1. Only one output tested at a time. VCC = minimum.
- 2. Not tested, for information only.
- 3. Includes worst-case PG176 package capacitance. VOUT = 0 V, f = 1 MHz
- 4. All outputs unloaded. All inputs = VCC or GND, typical ICC = 1 mA. ICC limit includes IPP and ISV during normal operations.
- 5. VOUT, VIN = VCC or GND.

2-2 Revision 8



To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 4 shows a piece-wise linear summation over all components.

$$\begin{aligned} & \text{Power =VCC$}^2 * [(\text{m * C}_{\text{EQM}} * f_{\text{m}})_{\text{modules}} + (\text{n * C}_{\text{EQI}} * f_{\text{n}})_{\text{inputs}} \\ & + (\text{p * (C}_{\text{EQO}} + \text{C}_{\text{L}}) * f_{\text{p}})_{\text{outputs}} \\ & + 0.5 * (\text{q1 * C}_{\text{EQCR}} * f_{\text{q1}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{q2}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{q2}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{q2}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{q2}} \\ \\ & + 0.5 * (\text{q2 * C}_$$

EQ 4

Where:

m = Number of logic modules switching at f_m

n = Number of input buffers switching at f_n

p = Number of output buffers switching at f_n

q1 = Number of clock loads on the first routed array clock

q2 = Number of clock loads on the second routed array clock

 r_1 = Fixed capacitance due to first routed array clock

r₂ = Fixed capacitance due to second routed array clock

C_{FOM} = Equivalent capacitance of logic modules in pF

C_{EQI} = Equivalent capacitance of input buffers in pF

C_{EQO} = Equivalent capacitance of output buffers in pF

C_{EOCR} = Equivalent capacitance of routed array clock in pF

C_I = Output lead capacitance in pF

f_m = Average logic module switching rate in MHz

f_n = Average input buffer switching rate in MHz

f_p = Average output buffer switching rate in MHz

f_{q1} = Average first routed array clock rate in MHz

f_{g2} = Average second routed array clock rate in MHz

Table 2-7 • Fixed Capacitance Values for Microsemi FPGAs

Device Type	r1, routed_Clk1	r2, routed_Clk2
A1225A	106	106.0
A1240A	134	134.2
A1280A	168	167.8



Parameter Measurement




Figure 2-2 • Output Buffer Delays




Figure 2-3 • AC Test Loads




Figure 2-4 • Input Buffer Delays

2-8 Revision 8



A1225A Timing Characteristics (continued)

Table 2-13 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, $T_J = 70^{\circ}$ C

I/O Mod	I/O Module Input Propagation Delays		-2 S	peed	-1 Speed		Std. Speed		Units
Paramet	ter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t _{INYH}	Pad to Y High			2.9		3.3		3.8	ns
t _{INYL}	Pad to Y Low			2.6		3.0		3.5	ns
t _{INGH}	G to Y High			5.0		5.7		6.6	ns
t _{INGL}	G to Y Low			4.7		5.4		6.3	ns
Input Mo	odule Predicted Input Routing Del	ays [*]							
t _{IRD1}	FO = 1 Routing Delay			4.1		4.6		5.4	ns
t _{IRD2}	FO = 2 Routing Delay			4.6		5.2		6.1	ns
t _{IRD3}	FO = 3 Routing Delay			5.3		6.0		7.1	ns
t _{IRD4}	FO = 4 Routing Delay			5.7		6.4		7.6	ns
t _{IRD8}	FO = 8 Routing Delay			7.4		8.3		9.8	ns
Global (Clock Network								
t _{CKH}	Input Low to High	FO = 32		10.2		11.0		12.8	ns
		FO = 256		11.8		13.0		15.7	
t _{CKL}	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		12.0		13.2		15.9	
t _{PWH}	Minimum Pulse Width High	FO = 32	3.4		4.1		4.5		ns
		FO = 256	3.8		4.5		5.0		
t _{PWL}	Minimum Pulse Width Low	FO = 32	3.4		4.1		4.5		ns
		FO = 256	3.8		4.5		5.0		
t _{CKSW}	Maximum Skew	FO = 32		0.7		0.7		0.7	ns
		FO = 256		3.5		3.5		3.5	
t _{SUEXT}	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t _{HEXT}	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t _P	Minimum Period	FO = 32	7.7		8.3		9.1		ns
		FO = 256	8.1		8.8		10.0		
f _{MAX}	Maximum Frequency	FO = 32		130.0		120.0		110.0	ns
		FO = 256		125.0		115.0		100.0]

Note: *These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



A1280A Timing Characteristics (continued)


Table 2-19 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

I/O Module Input Propagation Delays		-2 S	peed	-1 Speed		Std. Speed		Units	
Paramet	ter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t _{INYH}	Pad to Y High			2.9		3.3		3.8	ns
t _{INYL}	Pad to Y Low			2.7		3.0		3.5	ns
t _{INGH}	G to Y High			5.0		5.7		6.6	ns
t _{INGL}	G to Y Low			4.8		5.4		6.3	ns
Input Mo	odule Predicted Input Routing Del	ays [*]	•	•				•	
t _{IRD1}	FO = 1 Routing Delay			4.6		5.1		6.0	ns
t _{IRD2}	FO = 2 Routing Delay			5.2		5.9		6.9	ns
t _{IRD3}	FO = 3 Routing Delay			5.6		6.3		7.4	ns
t _{IRD4}	FO = 4 Routing Delay			6.5		7.3		8.6	ns
t _{IRD8}	FO = 8 Routing Delay			9.4		10.5		12.4	ns
Global (Clock Network		•						
t _{CKH}	Input Low to High	FO = 32		10.2		11.0		12.8	ns
		FO = 256		13.1		14.6		17.2	
t _{CKL}	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		13.3		14.9		17.5	
t _{PWH}	Minimum Pulse Width High	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t _{PWL}	Minimum Pulse Width Low	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t _{CKSW}	Maximum Skew	FO = 32		0.5		0.5		0.5	ns
		FO = 256		2.5		2.5		2.5	
t _{SUEXT}	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t _{HEXT}	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t _P	Minimum Period	FO = 32	9.6		11.2		13.3		ns
		FO = 256	10.6		12.6		15.3		
f _{MAX}	Maximum Frequency	FO = 32		105.0		90.0		75.0	ns
		FO = 256		95.0		80.0		65.0	

Note: *These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1280A Timing Characteristics (continued)

PQ160



Note: This is the top view of the package

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



Package Pin Assignments

	PQ160				
Pin Number	A1280A Function	Pin Nur			
2	DCLK, I/O	69			
6	VCC	80			
11	GND	82			
16	PRB, I/O	86			
18	CLKB, I/O	89			
20	VCC	98			
21	CLKA, I/O	99			
23	PRA, I/O	109			
30	GND	114			
35	VCC	120			
38	SDI, I/O	125			
40	GND	130			
44	GND	135			
49	GND	138			
54	VCC	139			
57	VCC	140			
58	VCC	145			
59	GND	150			
60	VCC	155			
61	GND	159			
64	GND	160			


PQ160				
Pin Number	A1280A Function			
69	GND			
80	GND			
82	SDO			
86	VCC			
89	GN			
98	GND			
99	GND			
109	GND			
114	VCC			
120	GND			
125	GND			
130	GND			
135	VCC			
138	VCC			
139	VCC			
140	GND			
145	GND			
150	VCC			
155	GND			
159	MODE			
160	GND			

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-8 Revision 8


VQ100



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

CQ172



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-14 Revision 8



PG176				
Pin Number	A1280A Function			
A9	CLKA, I/O			
В3	DCLK, I/O			
B8	CLKB, I/O			
B14	SDI, I/O			
C3	MODE			
C8	GND			
C9	PRA, I/O			
D4	GND			
D5	VCC			
D6	GND			
D7	PRB, I/O			
D8	VCC			
D10	GND			
D11	VCC			
D12	GND			
E4	GND			
E12	GND			
F4	VCC			
F12	GND			
G4	GND			
G12	VCC			
H2	VCC			

PG176				
Pin Number	A1280A Function			
H3	VCC			
H4	GND			
H12	GND			
H13	VCC			
H14	VCC			
J4	VCC			
J12	GND			
J13	GND			
J14	VCC			
K4	GND			
K12	GND			
L4	GND			
M4	GND			
M5	VCC			
M6	GND			
M8	GND			
M10	GND			
M11	VCC			
M12	GND			
N8	VCC			
P13	SDO			

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Datasheet Information

Datasheet Categories

Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

Production

This version contains information that is considered to be final.

Export Administration Regulations (EAR)

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.

4-2 Revision 8



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.