

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1232
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	140
Number of Gates	8000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	172-CQFP with Tie Bar
Supplier Device Package	172-CQFP (63.37x63.37)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1280a-cq172c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Detailed Specifications

Table 2-3 • Electrical Specifications

		Con	nmercial	In	dustrial	M	lilitary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH ¹	$(IOH = -10 \text{ mA})^2$	2.4	-	-	_	-	-	V
	(IOH = -6 mA)	3.84	-	-	-	-	_	V
	(IOH = -4 mA)	-	-	3.7	-	3.7	_	V
VOL ¹	$(IOL = 10 \text{ mA})^2$	-	0.5	-	_	-	_	V
	(IOL = 6 mA)	_	0.33	-	0.40	-	0.40	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
Input Transi	tion Time t _R , t _F ²	_	500	-	500	-	500	ns
C _{IO} I/O capa	acitance ^{2,3}	_	10	-	10	-	10	pF
Standby Current, ICC ⁴ (typical = 1 mA)		_	2	-	10	-	20	mA
Leakage Current ⁵		-10	+10	-10	+10	-10	+10	μA
ICC(D) Dynamic VCC supply current. See the Power Dissipation section.					•			

Notes:

- 1. Only one output tested at a time. VCC = minimum.
- 2. Not tested, for information only.
- 3. Includes worst-case PG176 package capacitance. VOUT = 0 V, f = 1 MHz
- 4. All outputs unloaded. All inputs = VCC or GND, typical ICC = 1 mA. ICC limit includes IPP and ISV during normal operations.
- 5. VOUT, VIN = VCC or GND.

2-2 Revision 8



Package Thermal Characteristics

The device junction to case thermal characteristic is θ jc, and the junction to ambient air characteristic is θ ja. The thermal characteristics for θ ja are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a PQ160 package at commercial temperature and still air is as follows:

$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{\text{ia}}\text{°C/W}} = \frac{150\text{°C} - 70\text{°C}}{33\text{°C/W}} = 2.4 \text{ W}$$

EQ 1

Table 2-4 • Package Thermal Characteristics

Package Type*	Pin Count	θ jc	θ _{ja} Still Air	$_{ m ja}^{ m heta_{ m ja}}$ 300 ft./min.	Units
Ceramic Pin Grid Array	100	5	35	17	°C/W
	132	5	30	15	°C/W
	176	8	23	12	°C/W
Ceramic Quad Flatpack	172	8	25	15	°C/W
Plastic Quad Flatpack ¹	100	13	48	40	°C/W
	144	15	40	32	°C/W
	160	15	38	30	°C/W
Plastic Leaded Chip Carrier	84	12	37	28	°C/W
Very Thin Quad Flatpack	100	12	43	35	°C/W
Thin Quad Flatpack	176	15	32	25	°C/W

Notes: (Maximum Power in Still Air)

- Maximum power dissipation values for PQFP packages are 1.9 W (PQ100), 2.3 W (PQ144), and 2.4 W (PQ160).
- 2. Maximum power dissipation for PLCC packages is 2.7 W.
- 3. Maximum power dissipation for VQFP packages is 2.3 W.
- 4. Maximum power dissipation for TQFP packages is 3.1 W.

Power Dissipation

P = [ICC standby + ICCactive] * VCC + IOL * VOL * N + IOH* (VCC - VOH) * M

EQ2

where:

ICC standby is the current flowing when no inputs or outputs are changing

ICCactive is the current flowing due to CMOS switching.

IOL and IOH are TTL sink/source currents.

VOL and VOH are TTL level output voltages.

N is the number of outputs driving TTL loads to VOL.

M is the number of outputs driving TTL loads to VOH.

An accurate determination of N and M is problematical because their values depend on the family type, design details, and on the system I/O. The power can be divided into two components: static and active.



To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 4 shows a piece-wise linear summation over all components.

$$\begin{aligned} & \text{Power =VCC$}^2 * [(\text{m * C}_{\text{EQM}} * f_{\text{m}})_{\text{modules}} + (\text{n * C}_{\text{EQI}} * f_{\text{n}})_{\text{inputs}} \\ & + (\text{p * (C}_{\text{EQO}} + \text{C}_{\text{L}}) * f_{\text{p}})_{\text{outputs}} \\ & + 0.5 * (\text{q1 * C}_{\text{EQCR}} * f_{\text{q1}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{routed}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{q2}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{q2}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{q2}} \\ & + 0.5 * (\text{q2 * C}_{\text{EQCR}} * f_{\text{q2}})_{\text{q2}} \\ \\ & + 0.5 * (\text{q2 * C}_$$

EQ 4

Where:

m = Number of logic modules switching at f_m

n = Number of input buffers switching at f_n

p = Number of output buffers switching at f_n

q1 = Number of clock loads on the first routed array clock

q2 = Number of clock loads on the second routed array clock

 r_1 = Fixed capacitance due to first routed array clock

r₂ = Fixed capacitance due to second routed array clock

C_{FOM} = Equivalent capacitance of logic modules in pF

C_{EQI} = Equivalent capacitance of input buffers in pF

C_{EQO} = Equivalent capacitance of output buffers in pF

C_{EOCR} = Equivalent capacitance of routed array clock in pF

C_I = Output lead capacitance in pF

f_m = Average logic module switching rate in MHz

f_n = Average input buffer switching rate in MHz

f_p = Average output buffer switching rate in MHz


f_{q1} = Average first routed array clock rate in MHz

f_{g2} = Average second routed array clock rate in MHz

Table 2-7 • Fixed Capacitance Values for Microsemi FPGAs

Device Type	r1, routed_Clk1	r2, routed_Clk2
A1225A	106	106.0
A1240A	134	134.2
A1280A	168	167.8

ACT 2 Timing Model¹



Notes:

- 1. Values shown for A1240A-2 at worst-case commercial conditions.
- 2. Input module predicted routing delay

Figure 2-1 • Timing Model



Parameter Measurement




Figure 2-2 • Output Buffer Delays




Figure 2-3 • AC Test Loads




Figure 2-4 • Input Buffer Delays

2-8 Revision 8





Figure 2-5 • Module Delays

Sequential Module Timing Characteristics



Note: D represents all data functions involving A, B, and S for multiplexed flip-flops.

Figure 2-6 • Flip-Flops and Latches



Timing Derating Factor (Temperature and Voltage)

Table 2-9 • Timing Derating Factor (Temperature and Voltage)


(Commercial Minimum/Maximum Specification) x	Industrial		Military	
	Min.	Max.	Min.	Max.
	0.69	1.11	0.67	1.23

Table 2-10 • Timing Derating Factor for Designs at Typical Temperature ($T_J = 25^{\circ}C$) and Voltage (5.0 V)

(Commercial Maximum Specification) x	0.85
--------------------------------------	------

Table 2-11 • Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial, TJ = 4.75 V, 70°C)

	-55	-40	0	25	70	85	125
4.50	0.75	0.79	0.86	0.92	1.06	1.11	1.23
4.75	0.71	0.75	0.82	0.87	1.00	1.05	1.13
5.00	0.69	0.72	0.80	0.85	0.97	1.02	1.13
5.25	0.68	0.69	0.77	0.82	0.95	0.98	1.09
5.50	0.67	0.69	0.76	0.81	0.93	0.97	1.08



Note: This derating factor applies to all routing and propagation delays.

Figure 2-9 • Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial, T_J = 4.75 V, 70°C)



Detailed Specifications

A1225A Timing Characteristics (continued)

Table 2-14 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

TTL Output Module Timing ¹		-2 S	peed	-1 Speed		Std. Speed		Units
Parame	ter/Description	Min.	Max.	Min.	Max.	Min.	Max.	
t _{DLH}	Data to Pad High		8.0		9.0		10.6	ns
t _{DHL}	Data to Pad Low		10.1		11.4		13.4	ns
t _{ENZH}	Enable Pad Z to High		8.9		10.0		11.8	ns
t _{ENZL}	Enable Pad Z to Low		11.6		13.2		15.5	ns
t _{ENHZ}	Enable Pad High to Z		7.1		8.0		9.4	ns
t _{ENLZ}	Enable Pad Low to Z		8.3		9.5		11.1	ns
t _{GLH}	G to Pad High		8.9		10.2		11.9	ns
t _{GHL}	G to Pad Low		11.2		12.7		14.9	ns
d_{TLH}	Delta Low to High		0.07		0.08		0.09	ns/pF
d _{THL}	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS	Output Module Timing ¹	•						.1.
t _{DLH}	Data to Pad High		10.1		11.5		13.5	ns
t _{DHL}	Data to Pad Low		8.4		9.6		11.2	ns
t _{ENZH}	Enable Pad Z to High		8.9		10.0		11.8	ns
t _{ENZL}	Enable Pad Z to Low		11.6		13.2		15.5	ns
t _{ENHZ}	Enable Pad High to Z		7.1		8.0		9.4	ns
t _{ENLZ}	Enable Pad Low to Z		8.3		9.5		11.1	ns
t _{GLH}	G to Pad High		8.9		10.2		11.9	ns
t _{GHL}	G to Pad Low		11.2		12.7		14.9	ns
d _{TLH}	Delta Low to High		0.12		0.13		0.16	ns/pF
d _{THL}	Delta High to Low		0.09		0.10		0.12	ns/pF

Notes:

2-14 Revision 8

^{1.} Delays based on 50 pF loading.

^{2.} SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board_consideration.aspx.



A1240A Timing Characteristics

Table 2-15 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T, I = 70°C

Logic Module Propagation Delays ¹		peed ³	-1 Speed		Std. Speed		Units
Parameter/Description			Min.	Max.	Min.	Max.	1
Single Module		3.8		4.3		5.0	ns
Sequential Clock to Q		3.8		4.3		5.0	ns
Latch G to Q		3.8		4.3		5.0	ns
Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
d Routing Delays ²	L	.1.			ı		1.
FO = 1 Routing Delay		1.4		1.5		1.8	ns
FO = 2 Routing Delay		1.7		2.0		2.3	ns
FO = 3 Routing Delay		2.3		2.6		3.0	ns
FO = 4 Routing Delay		3.1		3.5		4.1	ns
FO = 8 Routing Delay		4.7		5.4		6.3	ns
al Timing Characteristics ^{3,4}		•		•	•		•
Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
Flip-Flop (Latch) Clock Active Pulse Width	4.5		6.0		6.5		ns
Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		6.0		6.5		ns
Flip-Flop Clock Input Period	9.8		12.0		15.0		ns
Input Buffer Latch Hold	0.0		0.0		0.0		ns
Input Buffer Latch Setup	0.4		0.4		0.5		ns
Output Buffer Latch Hold	0.0		0.0		0.0		ns
Output Buffer Latch Setup	0.4		0.4		0.5		ns
Flip-Flop (Latch) Clock Frequency		100.0		80.0		66.0	MHz
	Single Module Sequential Clock to Q Latch G to Q Flip-Flop (Latch) Reset to Q d Routing Delays² FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FIip-Flop (Latch) Data Input Setup Flip-Flop (Latch) Data Input Hold Flip-Flop (Latch) Enable Setup Flip-Flop (Latch) Enable Hold Flip-Flop (Latch) Clock Active Pulse Width Flip-Flop Clock Input Period Input Buffer Latch Hold Input Buffer Latch Hold Output Buffer Latch Hold Output Buffer Latch Setup	Single Module Sequential Clock to Q Latch G to Q Flip-Flop (Latch) Reset to Q ROuting Delays FO = 1 Routing Delay FO = 2 Routing Delay FO = 3 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FO = 8 Routing Delay FIp-Flop (Latch) Data Input Setup Flip-Flop (Latch) Data Input Hold Flip-Flop (Latch) Enable Setup Flip-Flop (Latch) Enable Hold Flip-Flop (Latch) Clock Active Pulse Width Flip-Flop Clock Input Period Input Buffer Latch Hold Output Buffer Latch Setup	Single Module Sequential Clock to Q Sequential Clock O Sequential Clo	Single Module Sequential Clock to Q Latch G to Q Sequential Place It o Q Sequential Clock to Q Sequential Clock Sequ	Min. Max. Min. Max. Min. Max. Single Module 3.8 4.3	Min. Max. Min. Max. Min. Max. Min. Min. Single Module	Min. Max. So. So. Sequential Clock to Q 3.8 4.3 5.0 Max. So. Max. Min. Min. Max. Min. Max. Min. Max. Min. Min. Max. Min. Min. Max. Min

Notes:

- $1. \quad \textit{For dual-module macros, use } t_{PD1} + t_{RD1} + t_{PDn}, \ t_{CO} + t_{RD1} + t_{PDn}, \ \textit{or } t_{PD1} + t_{RD1} + t_{SUD} \textit{whichever is appropriate.} \\$
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
 estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
 performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
 shipment.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.



A1240A Timing Characteristics (continued)

Table 2-17 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

TTL Output Module Timing ¹		-2 S	-2 Speed -1		-1 Speed		Std. Speed	
Parameter/Description			Max.	Min.	Max.	Min.	Max.	
t _{DLH}	Data to Pad High		8.0		9.0		10.6	ns
t _{DHL}	Data to Pad Low		10.1		11.4		13.4	ns
t _{ENZH}	Enable Pad Z to High		8.9		10.0		11.8	ns
t _{ENZL}	Enable Pad Z to Low		11.7		13.2		15.5	ns
t _{ENHZ}	Enable Pad High to Z		7.1		8.0		9.4	ns
t _{ENLZ}	Enable Pad Low to Z		8.4		9.5		11.1	ns
t _{GLH}	G to Pad High		9.0		10.2		11.9	ns
t _{GHL}	G to Pad Low		11.2		12.7		14.9	ns
d_{TLH}	Delta Low to High		0.07		0.08		0.09	ns/pF
d_{THL}	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS (Output Module Timing ¹	-						
t _{DLH}	Data to Pad High		10.2		11.5		13.5	ns
t _{DHL}	Data to Pad Low		8.4		9.6		11.2	ns
t _{ENZH}	Enable Pad Z to High		8.9		10.0		11.8	ns
t _{ENZL}	Enable Pad Z to Low		11.7		13.2		15.5	ns
t _{ENHZ}	Enable Pad High to Z		7.1		8.0		9.4	ns
t _{ENLZ}	Enable Pad Low to Z		8.4		9.5		11.1	ns
t _{GLH}	G to Pad High		9.0		10.2		11.9	ns
t _{GHL}	G to Pad Low		11.2		12.7		14.9	ns
d _{TLH}	Delta Low to High		0.12		0.13		0.16	ns/pF
d _{THL}	Delta High to Low		0.09		0.10		0.12	ns/pF

Notes:

- 1. Delays based on 50 pF loading.
- 2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board_consideration.aspx.



PL84						
Pin Number	A1225A Function	A1240A Function	A1280A Function			
2	CLKB, I/O	CLKB, I/O	CLKB, I/O			
4	PRB, I/O	PRB, I/O	PRB, I/O			
6	GND	GND	GND			
10	DCLK, I/O	DCLK, I/O	DCLK, I/O			
12	MODE	MODE	MODE			
22	VCC	VCC	VCC			
23	VCC	VCC	VCC			
28	GND	GND	GND			
43	VCC	VCC	VCC			
49	GND	GND	GND			
52	SDO	SDO	SDO			
63	GND	GND	GND			
64	VCC	VCC	VCC			
65	VCC	VCC	VCC			
70	GND	GND	GND			
76	SDI, I/O	SDI, I/O	SDI, I/O			
81	PRA, I/O	PRA, I/O	PRA, I/O			
83	CLKA, I/O	CLKA, I/O	CLKA, I/O			
84	VCC	VCC	VCC			

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-2 Revision 8



PQ100					
Pin Number	A1225A Function				
2	DCLK, I/O				
4	MODE				
9	GND				
16	VCC				
17	VCC				
22	GND				
34	GND				
40	VCC				
46	GND				
52	SDO				
57	GND				
64	GND				

PQ100		
Pin Number	A1225A Function	
65	VCC	
66	VCC	
67	VCC	
72	GND	
79	SDI, I/O	
84	GND	
87	PRA, I/O	
89	CLKA, I/O	
90	VCC	
92	CLKB, I/O	
94	PRB, I/O	
96	GND	

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-4 Revision 8



PQ144		
Pin Number	A1240A Function	
2	MODE	
9	GND	
10	GND	
11	GND	
18	VCC	
19	VCC	
20	VCC	
21	VCC	
28	GND	
29	GND	
30	GND	
44	GND	
45	GND	
46	GND	
54	VCC	
55	VCC	
56	VCC	
64	GND	
65	GND	
71	SDO	
79	GND	
80	GND	
81	GND	
88	GND	

PQ144		
Pin Number	A1240A Function	
89	VCC	
90	VCC	
91	VCC	
92	VCC	
93	VCC	
100	GND	
101	GND	
102	GND	
110	SDI, I/O	
116	GND	
117	GND	
118	GND	
123	PRA, I/O	
125	CLKA, I/O	
126	VCC	
127	VCC	
128	VCC	
130	CLKB, I/O	
132	PRB, I/O	
136	GND	
137	GND	
138	GND	
144	DCLK, I/O	

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-6 Revision 8



	PQ160	
Pin Number	A1280A Function	Pin Nur
2	DCLK, I/O	69
6	VCC	80
11	GND	82
16	PRB, I/O	86
18	CLKB, I/O	89
20	VCC	98
21	CLKA, I/O	99
23	PRA, I/O	109
30	GND	114
35	VCC	120
38	SDI, I/O	125
40	GND	130
44	GND	135
49	GND	138
54	VCC	139
57	VCC	140
58	VCC	145
59	GND	150
60	VCC	155
61	GND	159
64	GND	160


PQ160		
Pin Number	A1280A Function	
69	GND	
80	GND	
82	SDO	
86	VCC	
89	GN	
98	GND	
99	GND	
109	GND	
114	VCC	
120	GND	
125	GND	
130	GND	
135	VCC	
138	VCC	
139	VCC	
140	GND	
145	GND	
150	VCC	
155	GND	
159	MODE	
160	GND	

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-8 Revision 8

VQ100



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



TQ176			
Pin Number	A1240A Function	A1280A Function	
155	VCC	VCC	
156	GND	GND	
158	CLKB, I/O	CLKB, I/O	
160	PRB, I/O	PRB, I/O	
161	NC	I/O	
165	NC	NC	
166	NC	I/O	
168	NC	I/O	
170	NC	VCC	
173	NC	I/O	
175	DCLK, I/O	DCLK, I/O	

Notes:

- 1. NC denotes no connection.
- 2. All unlisted pin numbers are user I/Os.
- 3. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



PG100		
Pin Number	A1225A Function	
A4	PRB, I/O	
A7	PRA, I/O	
B6	VCC	
C2	MODE	
C3	DCLK, I/O	
C5	GND	
C6	CLKA, I/O	
C7	GND	
C8	SDI, I/O	
D6	CLKB, I/O	
D10	GND	
E3	GND	


PG100		
Pin Number	A1225A Function	
E11	VCC	
F3	VCC	
F9	VCC	
F10	VCC	
F11	GND	
G1	VCC	
G3	GND	
G9	GND	
J5	GND	
J7	GND	
J9	SDO	
K6	VCC	

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



PG176



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-20 Revision 8



	PG176		
Pin Number	A1280A Function		
A9	CLKA, I/O		
В3	DCLK, I/O		
B8	CLKB, I/O		
B14	SDI, I/O		
C3	MODE		
C8	GND		
C9	PRA, I/O		
D4	GND		
D5	VCC		
D6	GND		
D7	PRB, I/O		
D8	VCC		
D10	GND		
D11	VCC		
D12	GND		
E4	GND		
E12	GND		
F4	VCC		
F12	GND		
G4	GND		
G12	VCC		
H2	VCC		

PG176	
Pin Number	A1280A Function
H3	VCC
H4	GND
H12	GND
H13	VCC
H14	VCC
J4	VCC
J12	GND
J13	GND
J14	VCC
K4	GND
K12	GND
L4	GND
M4	GND
M5	VCC
M6	GND
M8	GND
M10	GND
M11	VCC
M12	GND
N8	VCC
P13	SDO

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



4 - Datasheet Information

List of Changes

The following table lists critical changes that were made in each version of the datasheet.

Revision	Changes	Page
Revision 8 (January 2012)	The ACT 2 datasheet was formatted newly in the style used for current datasheets. The same information is present (other than noted in the list of changes for this revision) but divided into chapters.	N/A
	Package names used in Table 1 • ACT 2 Product Family Profile and throughout the document were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 27395).	Ι
	The description for SDO pins had earlier been removed from the datasheet and has now been included again, in the "Pin Descriptions" section (SAR 35819).	2-21
	SDO pin numbers had earlier been removed from package pin assignment tables in the datasheet, and have now been restored to the pin tables (SAR 35819).	3-2
Revision 7 (June 2006)	The "Ordering Information" section was revised to include RoHS information.	II
Revision 6 (December 2000)	In the "PG176" package, pin A3 was incorrectly assigned as CLKA, I/O. A3 is a user I/O. Pin A9 is CLKA, I/O.	3-21