

Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	1232
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	72
Number of Gates	8000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1280a-plg84c


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Microsemi.

ACT 2 Family FPGAs

## **Ordering Information**





#### Table 2-3 • Electrical Specifications

			Commercial		Industrial		Military	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH <sup>1</sup>	$(IOH = -10 \text{ mA})^2$	2.4	-	_	_	_	-	V
	(IOH = –6 mA)	3.84	-	_	_	_	-	V
	(IOH = -4 mA)	-	-	3.7	_	3.7	-	V
VOL <sup>1</sup>	(IOL = 10 mA) <sup>2</sup>	-	0.5	_	-	_	-	V
	(IOL = 6 mA)	-	0.33	_	0.40	_	0.40	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
Input Tran	sition Time t <sub>R</sub> , t <sub>F</sub> <sup>2</sup>	-	500	_	500	-	500	ns
C <sub>IO</sub> I/O caj	pacitance <sup>2,3</sup>	-	10	_	10	-	10	pF
Standby Current, ICC <sup>4</sup> (typical = 1 mA)		-	2	_	10	_	20	mA
Leakage C	Current <sup>5</sup>	-10	+10	-10	+10	-10	+10	μA
ICC(D) Dynamic VCC supply current. See the Power Dissipation section.						1		

Notes:

1. Only one output tested at a time. VCC = minimum.

2. Not tested, for information only.

3. Includes worst-case PG176 package capacitance. VOUT = 0 V, f = 1 MHz

4. All outputs unloaded. All inputs = VCC or GND, typical ICC = 1 mA. ICC limit includes IPP and ISV during normal operations.

5. VOUT, VIN = VCC or GND.



## **Static Power Component**

Microsemi FPGAs have small static power components that result in lower power dissipation than PALs or PLDs. By integrating multiple PALs/PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power. Standby power is calculated in Table 2-5 for commercial, worst case conditions.

#### Table 2-5 • Standby Power Calculation

ICC	VCC	Power
2 mA	5.25 V	10.5 mW

The static power dissipated by TTL loads depends on the number of outputs driving high or low and the DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving low, and 140 mW with all outputs driving high. The actual dissipation will average somewhere between as I/Os switch states with time.

## **Active Power Component**

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency dependent, a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs.

An additional component of the active power dissipation is the totem-pole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

EQ 3

## **Equivalent Capacitance**

The power dissipated by a CMOS circuit can be expressed by EQ 3.

Power ( $\mu$ W) = C<sub>EQ</sub> \* VCC<sup>2</sup> \* F

Where:

C<sub>EQ</sub> is the equivalent capacitance expressed in pF.

VCC is the power supply in volts.

F is the switching frequency in MHz.

Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used over a wide range of operating conditions. Equivalent capacitance values are shown in Table 2-6.

Table 2-6 • CEQ Values for Microsemi FPGAs

Item	CEQ Value
Modules (C <sub>EQM</sub> )	5.8
Input Buffers (C <sub>EQI</sub> )	12.9
Output Buffers (C <sub>EQO</sub> )	23.8
Routed Array Clock Buffer Loads (C <sub>EQCR</sub> )	3.9



## **Parameter Measurement**




Figure 2-2 • Output Buffer Delays




Figure 2-3 • AC Test Loads







Figure 2-4 • Input Buffer Delays













## A1225A Timing Characteristics (continued)

### Table 2-14 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

TTL Output Module Timing <sup>1</sup>		-2 S	peed	–1 S	peed	Std. Speed		Units
Parame	ter/Description	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DLH</sub>	Data to Pad High		8.0		9.0		10.6	ns
t <sub>DHL</sub>	Data to Pad Low		10.1		11.4		13.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.6		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		8.9		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.07		0.08		0.09	ns/pF
d <sub>THL</sub>	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS	Output Module Timing <sup>1</sup>	•						
t <sub>DLH</sub>	Data to Pad High		10.1		11.5		13.5	ns
t <sub>DHL</sub>	Data to Pad Low		8.4		9.6		11.2	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.6		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		8.9		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.12		0.13		0.16	ns/pF
d <sub>THL</sub>	Delta High to Low		0.09		0.10		0.12	ns/pF

Notes:

1. Delays based on 50 pF loading.

2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board\_consideration.aspx.



## A1280A Timing Characteristics

Table 2-18 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

Logic Module Propagation Delays <sup>1</sup> Parameter/Description			–2 Speed <sup>3</sup>		-1 Speed		Std. Speed	
			Max.	Min.	Max.	Min.	Max.	
t <sub>PD1</sub>	Single Module		3.8		4.3		5.0	ns
t <sub>CO</sub>	Sequential Clock to Q		3.8		4.3		5.0	ns
t <sub>GO</sub>	Latch G to Q		3.8		4.3		5.0	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicte	d Routing Delays <sup>2</sup>							
t <sub>RD1</sub>	FO = 1 Routing Delay		1.7		2.0		2.3	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		2.5		2.8		3.3	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		3.0		3.4		4.0	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		3.7		4.2		4.9	ns
t <sub>RD8</sub> FO = 8 Routing Delay			6.7		7.5		8.8	ns
Sequent	ial Timing Characteristics <sup>3,4</sup>					1		
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	5.5		6.0		7.0		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Clock Asynchronous Pulse Width	5.5		6.0		7.0		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	11.7		13.3		18.0		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>OUTSU</sub>	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		85.0		75.0		50.0	MHz

Notes:

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

## A1280A Timing Characteristics (continued)


#### Table 2-19 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

I/O Module Input Propagation Delays Parameter/Description			-2 S	peed –1 Speed		peed	Std. Speed		Units
			Min.	Max.	Min.	Max.	Min.	Max.	1
t <sub>INYH</sub>	Pad to Y High			2.9		3.3		3.8	ns
t <sub>INYL</sub>	Pad to Y Low			2.7		3.0		3.5	ns
t <sub>INGH</sub>	G to Y High			5.0		5.7		6.6	ns
t <sub>INGL</sub>	G to Y Low			4.8		5.4		6.3	ns
Input M	odule Predicted Input Routing Del	ays <sup>*</sup>	-				-	-	
t <sub>IRD1</sub>	FO = 1 Routing Delay			4.6		5.1		6.0	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			5.2		5.9		6.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			5.6		6.3		7.4	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			6.5		7.3		8.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			9.4		10.5		12.4	ns
Global (	Clock Network		-				-	-	
t <sub>CKH</sub> Input Low to High	Input Low to High	FO = 32		10.2		11.0		12.8	ns
		FO = 256		13.1		14.6		17.2	1
t <sub>CKL</sub>	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		13.3		14.9		17.5	
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t <sub>CKSW</sub>	Maximum Skew	FO = 32		0.5		0.5		0.5	ns
		FO = 256		2.5		2.5		2.5	
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t <sub>P</sub>	Minimum Period	FO = 32	9.6		11.2		13.3		ns
		FO = 256	10.6		12.6		15.3		]
f <sub>MAX</sub>	Maximum Frequency	FO = 32		105.0		90.0		75.0	ns
		FO = 256		95.0		80.0		65.0	1

Note: \*These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1280A Timing Characteristics (continued)

# PQ100




#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



	PQ144		PQ144			
Pin Number	A1240A Function	Pin Number	A1240A Function			
2	MODE	89	VCC			
9	GND	90	VCC			
10	GND	91	VCC			
11	GND	92	VCC			
18	VCC	93	VCC			
19	VCC	100	GND			
20	VCC	101	GND			
21	VCC	102	GND			
28	GND	110	SDI, I/O			
29	GND	116	GND			
30	GND	117	GND			
44	GND	118	GND			
45	GND	123	PRA, I/O			
46	GND	125	CLKA, I/O			
54	VCC	126	VCC			
55	VCC	127	VCC			
56	VCC	128	VCC			
64	GND	130	CLKB, I/O			
65	GND	132	PRB, I/O			
71	SDO	136	GND			
79	GND	137	GND			
80	GND	138	GND			
81	GND	144	DCLK, I/O			
88	GND	-	-			

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



Note: This is the top view of the package

#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

**Microsemi**. ACT 2 Family FPGAs



	PQ160		PQ160		
Pin Number	A1280A Function	Pin Number	A1280A Function		
2	DCLK, I/O	69	GND		
6	VCC	80	GND		
11	GND	82	SDO		
16	PRB, I/O	86	VCC		
18	CLKB, I/O	89	GN		
20	VCC	98	GND		
21	CLKA, I/O	99	GND		
23	PRA, I/O	109	GND		
30	GND	114	VCC		
35	VCC	120	GND		
38	SDI, I/O	125	GND		
40	GND	130	GND		
44	GND	135	VCC		
49	GND	138	VCC		
54	VCC	139	VCC		
57	VCC	140	GND		
58	VCC	145	GND		
59	GND	150	VCC		
60	VCC	155	GND		
61	GND	159	MODE		
64	GND	160	GND		

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



	VQ100		VQ100
Pin Number	A1225A Function	Pin Number	A1225A Function
2	MODE	64	VCC
7	GND	65	VCC
14	VCC	70	GND
15	VCC	77	SDI, I/O
20	GND	82	GND
32	GND	85	PRA, I/O
38	VCC	87	CLKA, I/O
44	GND	88	VCC
50	SDO	90	CLKB, I/O
55	GND	92	PRB, I/O
62	GND	94	GND
63	VCC	100	DCLK, I/O

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



TQ176			TQ176				
Pin Number	A1240A Function	A1280A Function	Pin Number	A1240A Function	A1280A Function		
1	GND	GND	82	NC	VCC		
2	MODE	MODE	86	NC	I/O		
8	NC	NC	87	SDO	SDO		
10	NC	I/O	89	GND	GND		
11	NC	I/O	96	NC	I/O		
13	NC	VCC	97	NC	I/O		
18	GND	GND	101	NC	NC		
19	NC	I/O	103	NC	I/O		
20	NC	I/O	106	GND	GND		
22	NC	I/O	107	NC	I/O		
23	GND	GND	108	NC	I/O		
24	NC	VCC	109	GND	GND		
25	VCC	VCC	110	VCC	VCC		
26	NC	I/O	111	GND	GND		
27	NC	I/O	112	VCC	VCC		
28	VCC	VCC	113	VCC	VCC		
29	NC	I/O	114	NC	I/O		
33	NC	NC	115	NC	I/O		
37	NC	I/O	116	NC	VCC		
38	NC	NC	121	NC	NC		
45	GND	GND	124	NC	I/O		
52	NC	VCC	125	NC	I/O		
54	NC	I/O	126	NC	NC		
55	NC	I/O	133	GND	GND		
57	NC	NC	135	SDI, I/O	SDI, I/O		
61	NC	I/O	136	NC	I/O		
64	NC	I/O	140	NC	VCC		
66	NC	I/O	143	NC	I/O		
67	GND	GND	144	NC	I/O		
68	VCC	VCC	145	NC	NC		
74	NC	I/O	147	NC	I/O		
77	NC	NC	151	NC	I/O		
78	NC	I/O	152	PRA, I/O	PRA, I/O		
80	NC	I/O	154	CLKA, I/O	CLKA, I/O		



	TQ176						
Pin Number	A1240A Function	A1280A Function					
155	VCC	VCC					
156	GND	GND					
158	CLKB, I/O	CLKB, I/O					
160	PRB, I/O	PRB, I/O					
161	NC	I/O					
165	NC	NC					
166	NC	I/O					
168	NC	I/O					
170	NC	VCC					
173	NC	I/O					
175	DCLK, I/O	DCLK, I/O					

- 1. NC denotes no connection.
- 2. All unlisted pin numbers are user I/Os.
- 3. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

CQ172		CQ172	
Pin Number	A1280A Function	Pin Number	A1280A Function
1	MODE	107	VCC
7	GND	108	GND
12	VCC	109	VCC
17	GND	110	VCC
22	GND	113	VCC
23	VCC	118	GND
24	VCC	123	GND
27	VCC	131	SDI, I/O
32	GND	136	VCC
37	GND	141	GND
50	VCC	148	PRA, I/O
55	GND	150	CLKA, I/O
65	GND	151	VCC
66	VCC	152	GND
75	GND	154	CLKB, I/O
80	VCC	156	PRB, I/O
85	SDO	161	GND
98	GND	166	VCC
103	GND	171	DCLK, I/O
106	GND	L L	

1. All unlisted pin numbers are user I/Os.

2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

PG100		PG100	
Pin Number	A1225A Function	Pin Number	A1225A Function
A4	PRB, I/O	E11	VCC
A7	PRA, I/O	F3	VCC
B6	VCC	F9	VCC
C2	MODE	F10	VCC
C3	DCLK, I/O	F11	GND
C5	GND	G1	VCC
C6	CLKA, I/O	G3	GND
C7	GND	G9	GND
C8	SDI, I/O	J5	GND
D6	CLKB, I/O	J7	GND
D10	GND	J9	SDO
E3	GND	K6	VCC

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

PG132				
Pin Number	A1240A Function			
A1	MODE			
B5	GND			
B6	CLKB, I/O			
B7	CLKA, I/O			
B8	PRA, I/O			
B9	GND			
B12	SDI, I/O			
C3	DCLK, I/O			
C5	GND			
C6	PRB, I/O			
C7	VCC			
C9	GND			
D7	VCC			
E3	GND			
E11	GND			
E12	GND			
F4	GND			
G2	VCC			

PG132		
Pin Number	A1240A Function	
G3	VCC	
G4	VCC	
G10	VCC	
G11	VCC	
G12	VCC	
G13	VCC	
H13	GND	
J2	GND	
J3	GND	
J11	GND	
K7	VCC	
K12	GND	
L5	GND	
L7	VCC	
L9	GND	
M9	GND	
N12	SDO	

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

# 4 – Datasheet Information

# **List of Changes**

The following table lists critical changes that were made in each version of the datasheet.

Revision	Changes	Page
Revision 8 (January 2012)	The ACT 2 datasheet was formatted newly in the style used for current datasheets. The same information is present (other than noted in the list of changes for this revision) but divided into chapters.	N/A
	Package names used in Table 1 • ACT 2 Product Family Profile and throughout the document were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 27395).	Ι
	The description for SDO pins had earlier been removed from the datasheet and has now been included again, in the "Pin Descriptions" section (SAR 35819).	2-21
	SDO pin numbers had earlier been removed from package pin assignment tables in the datasheet, and have now been restored to the pin tables (SAR 35819).	3-2
Revision 7 (June 2006)	The "Ordering Information" section was revised to include RoHS information.	II
Revision 6 (December 2000)	In the "PG176" package, pin A3 was incorrectly assigned as CLKA, I/O. A3 is a user I/O. Pin A9 is CLKA, I/O.	3-21