E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	1232
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	125
Number of Gates	8000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1280a-pq160i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Product Plan

	S	peed Grad	e ¹	Application ¹				
Device/Package	Std.	-1	-2	С	I	М	В	
A1225A Device				•		•		
84-Pin Plastic Leaded Chip Carrier (PL)	1	1	✓	1	1	-	-	
100-Pin Plastic Quad Flatpack (PQ)	1	1	✓	1	1	-	-	
100-Pin Very Thin Quad Flatpack (VQ)	1	~	✓	1	_	-	_	
100-Pin Ceramic Pin Grid Array (PG)	1	1	1	1	-	-	_	
A1240A Device								
84-Pin Plastic Leaded Chip Carrier (PL)	1	~	✓	1	1	-	-	
132-Pin Ceramic Pin Grid Array (PG)	1	1	<i>✓</i>	1	_	1	1	
144-Pin Plastic Quad Flat Pack (PQ)	1	1	✓	1	1	-	-	
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	-	-	_	
A1280A Device								
160-Pin Plastic Quad Flatpack (PQ)	1	1	✓	1	1	-	-	
172-Pin Ceramic Quad Flatpack (CQ)	1	~	✓	1	_	1	1	
176-Pin Ceramic Pin Grid Array (PG)	1	1	1	1	_	1	1	
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	_	-	-	
Notes:	Availa	hility:	1	Sneed	d Grade:	1		

1. Applications: C = Commercial I = Industrial M = Military B = MIL-STD-883 Availability: $\checkmark = Available$ P = Planned- = Not planned Speed Grade: -1 = Approx. 15% faster than Std.

-2 = Approx. 25% faster than Std.

2. Contact your Microsemi SoC Products Group sales representative for product availability.

Device Resources

Device	Logic			User I/Os								
Series	Modules	Gates	PG176	PG132	PG100	PQ160	PQ144	PQ100	PL84	CQ172	TQ176	VQ100
A1225A	451	2,500	-	-	83	-	_	83	72	-	-	83
A1240A	684	4,000	-	104	-	-	104	-	72	-	104	_
A1280A	1,232	8,000	140	_	-	125	_	-	72	140	140	-

Contact your local Microsemi SoC Products Group representative for device availability: http://www.microsemi.com/soc/contact/default.aspx.

1 – ACT 2 Family Overview

General Description

The ACT 2 family represents Actel's second generation of field programmable gate arrays (FPGAs). The ACT 2 family presents a two-module architecture, consisting of C-modules and S-modules. These modules are optimized for both combinatorial and sequential designs. Based on Actel's patented channeled array architecture, the ACT 2 family provides significant enhancements to gate density and performance while maintaining downward compatibility with the ACT 1 design environment and upward compatibility with the ACT 3 design environment. The devices are implemented in silicon gate, 1.0- μ m, two-level metal CMOS, and employ Actel's PLICE® antifuse technology. This revolutionary architecture offers gate array design flexibility, high performance, and fast time-to-production with user programming. The ACT 2 family is supported by the Designer and Designer Advantage Systems, which offers automatic pin assignment, validation of electrical and design rules, automatic placement and routing, timing analysis, user programming, and diagnostic probe capabilities. The systems are supported on the following platforms: 386/486TM PC, SunTM, and HPTM workstations. The systems provide CAE interfaces to the following design environments: Cadence, Viewlogic[®], Mentor Graphics[®], and OrCADTM.

2 – Detailed Specifications

Operating Conditions

Table 2-1 • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
VCC	DC supply voltage	–0.5 to +7.0	V
VI	Input voltage	-0.5 to VCC + 0.5	V
VO	Output voltage	-0.5 to VCC + 0.5	V
IIO	I/O source sink current ²	±20	mA
T _{STG}	Storage temperature	-65 to +150	°C

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.

2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND –0.5 V, the internal protection diodes will be forward biased and can draw excessive current.

Table 2-2 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature range*	0 to +70	-40 to +85	–55 to +125	°C
Power supply tolerance	±5	±10	±10	%VCC

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.



Detailed Specifications

Table 2-3 • Electrical Specifications

		Con	nmercial	Industrial		Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH ¹	$(IOH = -10 \text{ mA})^2$	2.4	-	_	_	_	-	V
	(IOH = –6 mA)	3.84	-	_	_	_	-	V
	(IOH = -4 mA)	-	-	3.7	_	3.7	-	V
VOL ¹	(IOL = 10 mA) ²	-	0.5	_	-	_	-	V
	(IOL = 6 mA)	-	0.33	_	0.40	_	0.40	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
Input Tran	sition Time t _R , t _F ²	-	500	_	500	-	500	ns
C _{IO} I/O caj	pacitance ^{2,3}	-	10	_	10	-	10	pF
Standby Current, ICC ⁴ (typical = 1 mA)		-	2	_	10	_	20	mA
Leakage C	Current ⁵	-10	+10	-10	+10	-10	+10	μA
ICC(D)	Dynamic VCC supply curren	t. See the	Power Dissip	ation see	ction.		1	1

Notes:

1. Only one output tested at a time. VCC = minimum.

2. Not tested, for information only.

3. Includes worst-case PG176 package capacitance. VOUT = 0 V, f = 1 MHz

4. All outputs unloaded. All inputs = VCC or GND, typical ICC = 1 mA. ICC limit includes IPP and ISV during normal operations.

5. VOUT, VIN = VCC or GND.



Static Power Component

Microsemi FPGAs have small static power components that result in lower power dissipation than PALs or PLDs. By integrating multiple PALs/PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power. Standby power is calculated in Table 2-5 for commercial, worst case conditions.

Table 2-5 • Standby Power Calculation

ICC	VCC	Power
2 mA	5.25 V	10.5 mW

The static power dissipated by TTL loads depends on the number of outputs driving high or low and the DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving low, and 140 mW with all outputs driving high. The actual dissipation will average somewhere between as I/Os switch states with time.

Active Power Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency dependent, a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs.

An additional component of the active power dissipation is the totem-pole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

EQ 3

Equivalent Capacitance

The power dissipated by a CMOS circuit can be expressed by EQ 3.

Power (μ W) = C_{EQ} * VCC² * F

Where:

C_{EQ} is the equivalent capacitance expressed in pF.

VCC is the power supply in volts.

F is the switching frequency in MHz.

Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used over a wide range of operating conditions. Equivalent capacitance values are shown in Table 2-6.

Table 2-6 • CEQ Values for Microsemi FPGAs

Item	CEQ Value
Modules (C _{EQM})	5.8
Input Buffers (C _{EQI})	12.9
Output Buffers (C _{EQO})	23.8
Routed Array Clock Buffer Loads (C _{EQCR})	3.9



Detailed Specifications

Determining Average Switching Frequency


To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are given in Table 2-8.

Table 2-8 • Guidelines for Predicting Power Dissipation	or Predicting Power Dissipation	Table 2-8 • Guidelines for
---------------------------------------------------------	---------------------------------	----------------------------

Data	Value
Logic Modules (m)	80% of modules
Inputs switching (n)	# inputs/4
Outputs switching (p)	# output/4
First routed array clock loads (q1)	40% of sequential modules
Second routed array clock loads (q2)	40% of sequential modules
Load capacitance (CL)	35 pF
Average logic module switching rate (f _m)	F/10
Average input switching rate (f _n)	F/5
Average output switching rate (fp)	F/10
Average first routed array clock rate (f _{q1})	F
Average second routed array clock rate (f _{q2})	F/2



ACT 2 Timing Model¹




Notes:


1. Values shown for A1240A-2 at worst-case commercial conditions.

2. Input module predicted routing delay


Figure 2-1 • Timing Model







Sequential Module Timing Characteristics



Note: D represents all data functions involving A, B, and S for multiplexed flip-flops.

Figure 2-6 • Flip-Flops and Latches

Timing Derating Factor (Temperature and Voltage)

(Commercial Minimum/Maximum Specification) xIndustrialMilitaryMin.Max.Min.Max.0.691.110.671.23


Table 2-9 • Timing Derating Factor (Temperature and Voltage)

Table 2-10 • Timing Derating Factor for Designs at Typical Temperature (T_J = 25°C) and Voltage (5.0 V)

(Commercial Maximum Specification) x	0.85

Table 2-11 • Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial, TJ = 4.75 V, 70°C)

	-55	-40	0	25	70	85	125
4.50	0.75	0.79	0.86	0.92	1.06	1.11	1.23
4.75	0.71	0.75	0.82	0.87	1.00	1.05	1.13
5.00	0.69	0.72	0.80	0.85	0.97	1.02	1.13
5.25	0.68	0.69	0.77	0.82	0.95	0.98	1.09
5.50	0.67	0.69	0.76	0.81	0.93	0.97	1.08



Note: This derating factor applies to all routing and propagation delays.

Figure 2-9 • Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial, T_J = 4.75 V, 70°C)

A1240A Timing Characteristics

Logic Module Propagation Delays ¹			beed ³	-1 Speed		Std. Speed		Units
Paramet	er/Description	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD1}	Single Module		3.8		4.3		5.0	ns
t _{CO}	Sequential Clock to Q		3.8		4.3		5.0	ns
t _{GO}	Latch G to Q		3.8		4.3		5.0	ns
t _{RS}	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicte	d Routing Delays ²							
t _{RD1}	FO = 1 Routing Delay		1.4		1.5		1.8	ns
t _{RD2}	FO = 2 Routing Delay		1.7		2.0		2.3	ns
t _{RD3}	FO = 3 Routing Delay		2.3		2.6		3.0	ns
t _{RD4}	FO = 4 Routing Delay		3.1		3.5		4.1	ns
t _{RD8}	FO = 8 Routing Delay		4.7		5.4		6.3	ns
Sequent	ial Timing Characteristics ^{3,4}							
t _{SUD}	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	4.5		6.0		6.5		ns
t _{WASYN}	Flip-Flop (Latch) Clock Asynchronous Pulse Width	4.5		6.0		6.5		ns
t _A	Flip-Flop Clock Input Period	9.8		12.0		15.0		ns
t _{INH}	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t _{INSU}	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t _{OUTH}	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t _{outsu}	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency		100.0		80.0		66.0	MHz

Notes:

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$ —whichever is appropriate.

 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.

4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.



Detailed Specifications

A1240A Timing Characteristics (continued)

Table 2-16 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C

I/O Module Input Propagation Delays			-2 S	peed	–1 S	peed	Std.	Speed	Units
Paramet	Parameter/Description			Max.	Min.	Max.	Min.	Max.	
t _{INYH}	Pad to Y High			2.9		3.3		3.8	ns
t _{INYL}	Pad to Y Low			2.6		3.0		3.5	ns
t _{INGH}	G to Y High			5.0		5.7		6.6	ns
t _{INGL}	G to Y Low			4.7		5.4		6.3	ns
Input Mo	odule Predicted Input Routing Del	ays [*]					-		
t _{IRD1}	FO = 1 Routing Delay			4.2		4.8		5.6	ns
t _{IRD2}	FO = 2 Routing Delay			4.8		5.4		6.4	ns
t _{IRD3}	FO = 3 Routing Delay			5.4		6.1		7.2	ns
t _{IRD4}	FO = 4 Routing Delay			5.9		6.7		7.9	ns
t _{IRD8}	FO = 8 Routing Delay			7.9		8.9		10.5	ns
Global (Clock Network		-				-		
t _{СКН}	Input Low to High	FO = 32		10.2		11.0		12.8	ns
		FO = 256		11.8		13.0		15.7	
t _{CKL}	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		12.0		13.2		15.9	
t _{PWH}	Minimum Pulse Width High	FO = 32	3.8		4.5		5.5		ns
		FO = 256	4.1		5.0		5.8		
t _{PWL}	Minimum Pulse Width Low	FO = 32	3.8		4.5		5.5		ns
		FO = 256	4.1		5.0		5.8		
t _{CKSW}	Maximum Skew	FO = 32		0.5		0.5		0.5	ns
		FO = 256		2.5		2.5		2.5	
t _{SUEXT}	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		1
t _{HEXT}	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t _P	Minimum Period	FO = 32	8.1		9.1		11.1		ns
		FO = 256	8.8		10.0		11.7		1
f _{MAX}	Maximum Frequency	FO = 32		125.0		110.0		90.0	ns
		FO = 256		115.0		100.0		85.0	1

Note: *These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



Detailed Specifications

TTL Output Module Timing ¹		–2 S	peed	-1 S	–1 Speed		Std. Speed	
Parame	ter/Description	Min.	Max.	Min.	Max.	Min.	Max.	
t _{DLH}	Data to Pad High		8.1		9.0		10.6	ns
t _{DHL}	Data to Pad Low		10.2		11.4		13.4	ns
t _{ENZH}	Enable Pad Z to High		9.0		10.0		11.8	ns
t _{ENZL}	Enable Pad Z to Low		11.8		13.2		15.5	ns
t _{ENHZ}	Enable Pad High to Z		7.1		8.0		9.4	ns
t _{ENLZ}	Enable Pad Low to Z		8.4		9.5		11.1	ns
t _{GLH}	G to Pad High		9.0		10.2		11.9	ns
t _{GHL}	G to Pad Low		11.3		12.7		14.9	ns
d _{TLH}	Delta Low to High		0.07		0.08		0.09	ns/pF
d _{THL}	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS	Output Module Timing ¹							
t _{DLH}	Data to Pad High		10.3		11.5		13.5	ns
t _{DHL}	Data to Pad Low		8.5		9.6		11.2	ns
t _{ENZH}	Enable Pad Z to High		9.0		10.0		11.8	ns
t _{ENZL}	Enable Pad Z to Low		11.8		13.2		15.5	ns
t _{ENHZ}	Enable Pad High to Z		7.1		8.0		9.4	ns
t _{ENLZ}	Enable Pad Low to Z		8.4		9.5		11.1	ns
t _{GLH}	G to Pad High		9.0		10.2		11.9	ns
t _{GHL}	G to Pad Low		11.3		12.7		14.9	ns
d _{TLH}	Delta Low to High		0.12		0.13		0.16	ns/pF
d _{THL}	Delta High to Low		0.09		0.10		0.12	ns/pF

Table 2-20 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, $T_J = 70^{\circ}C$

Notes:

1. Delays based on 50 pF loading.

2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board_consideration.aspx.



PL84							
Pin Number	A1225A Function	A1240A Function	A1280A Function				
2	CLKB, I/O	CLKB, I/O	CLKB, I/O				
4	PRB, I/O	PRB, I/O	PRB, I/O				
6	GND	GND	GND				
10	DCLK, I/O	DCLK, I/O	DCLK, I/O				
12	MODE	MODE	MODE				
22	VCC	VCC	VCC				
23	VCC	VCC	VCC				
28	GND	GND	GND				
43	VCC	VCC	VCC				
49	GND	GND	GND				
52	SDO	SDO	SDO				
63	GND	GND	GND				
64	VCC	VCC	VCC				
65	VCC	VCC	VCC				
70	GND	GND	GND				
76	SDI, I/O	SDI, I/O	SDI, I/O				
81	PRA, I/O	PRA, I/O	PRA, I/O				
83	CLKA, I/O	CLKA, I/O	CLKA, I/O				
84	VCC	VCC	VCC				

Notes:

1. All unlisted pin numbers are user I/Os.

2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



	PQ144	PQ144			
Pin Number	A1240A Function	Pin Number	A1240A Function		
2	MODE	89	VCC		
9	GND	90	VCC		
10	GND	91	VCC		
11	GND	92	VCC		
18	VCC	93	VCC		
19	VCC	100	GND		
20	VCC	101	GND		
21	VCC	102	GND		
28	GND	110	SDI, I/O		
29	GND	116	GND		
30	GND	117	GND		
44	GND	118	GND		
45	GND	123	PRA, I/O		
46	GND	125	CLKA, I/O		
54	VCC	126	VCC		
55	VCC	127	VCC		
56	VCC	128	VCC		
64	GND	130	CLKB, I/O		
65	GND	132	PRB, I/O		
71	SDO	136	GND		
79	GND	137	GND		
80	GND	138	GND		
81	GND	144	DCLK, I/O		
88	GND				

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



	TQ176			TQ176				
Pin Number	A1240A Function	A1280A Function	Pin Number	A1240A Function	A1280A Function			
1	GND	GND	82	NC	VCC			
2	MODE	MODE	86	NC	I/O			
8	NC	NC	87	SDO	SDO			
10	NC	I/O	89	GND	GND			
11	NC	I/O	96	NC	I/O			
13	NC	VCC	97	NC	I/O			
18	GND	GND	101	NC	NC			
19	NC	I/O	103	NC	I/O			
20	NC	I/O	106	GND	GND			
22	NC	I/O	107	NC	I/O			
23	GND	GND	108	NC	I/O			
24	NC	VCC	109	GND	GND			
25	VCC	VCC	110	VCC	VCC			
26	NC	I/O	111	GND	GND			
27	NC	I/O	112	VCC	VCC			
28	VCC	VCC	113	VCC	VCC			
29	NC	I/O	114	NC	I/O			
33	NC	NC	115	NC	I/O			
37	NC	I/O	116	NC	VCC			
38	NC	NC	121	NC	NC			
45	GND	GND	124	NC	I/O			
52	NC	VCC	125	NC	I/O			
54	NC	I/O	126	NC	NC			
55	NC	I/O	133	GND	GND			
57	NC	NC	135	SDI, I/O	SDI, I/O			
61	NC	I/O	136	NC	I/O			
64	NC	I/O	140	NC	VCC			
66	NC	I/O	143	NC	I/O			
67	GND	GND	144	NC	I/O			
68	VCC	VCC	145	NC	NC			
74	NC	I/O	147	NC	I/O			
77	NC	NC	151	NC	I/O			
78	NC	I/O	152	PRA, I/O	PRA, I/O			
80	NC	I/O	154	CLKA, I/O	CLKA, I/O			

CQ172			CQ172
Pin Number	A1280A Function	Pin Number	A1280A Function
1	MODE	107	VCC
7	GND	108	GND
12	VCC	109	VCC
17	GND	110	VCC
22	GND	113	VCC
23	VCC	118	GND
24	VCC	123	GND
27	VCC	131	SDI, I/O
32	GND	136	VCC
37	GND	141	GND
50	VCC	148	PRA, I/O
55	GND	150	CLKA, I/O
65	GND	151	VCC
66	VCC	152	GND
75	GND	154	CLKB, I/O
80	VCC	156	PRB, I/O
85	SDO	161	GND
98	GND	166	VCC
103	GND	171	DCLK, I/O
106	GND	L L	

Notes:

1. All unlisted pin numbers are user I/Os.

2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.


Р	G100	Р	G100
Pin Number	A1225A Function	Pin Number	A1225A Function
A4	PRB, I/O	E11	VCC
A7	PRA, I/O	F3	VCC
B6	VCC	F9	VCC
C2	MODE	F10	VCC
C3	DCLK, I/O	F11	GND
C5	GND	G1	VCC
C6	CLKA, I/O	G3	GND
C7	GND	G9	GND
C8	SDI, I/O	J5	GND
D6	CLKB, I/O	J7	GND
D10	GND	J9	SDO
E3	GND	K6	VCC

Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.



PG132



Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

4 – Datasheet Information

List of Changes

The following table lists critical changes that were made in each version of the datasheet.

Revision	Changes	Page
Revision 8 (January 2012)	The ACT 2 datasheet was formatted newly in the style used for current datasheets. The same information is present (other than noted in the list of changes for this revision) but divided into chapters.	N/A
	Package names used in Table 1 • ACT 2 Product Family Profile and throughout the document were revised to match standards given in <i>Package Mechanical Drawings</i> (SAR 27395).	Ι
	The description for SDO pins had earlier been removed from the datasheet and has now been included again, in the "Pin Descriptions" section (SAR 35819).	2-21
	SDO pin numbers had earlier been removed from package pin assignment tables in the datasheet, and have now been restored to the pin tables (SAR 35819).	3-2
Revision 7 (June 2006)	The "Ordering Information" section was revised to include RoHS information.	II
Revision 6 (December 2000)	In the "PG176" package, pin A3 was incorrectly assigned as CLKA, I/O. A3 is a user I/O. Pin A9 is CLKA, I/O.	3-21



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at **www.microsemi.com**.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.