



Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1232
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	125
Number of Gates	8000
Voltage - Supply	4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a1280a-pq160m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Product Plan**

	Speed Grade <sup>1</sup>				Applic	ation <sup>1</sup>			
Device/Package	Std.	-1	-2	С	I	М	В		
A1225A Device	•	•	•		•	•			
84-Pin Plastic Leaded Chip Carrier (PL)	✓	1	1	1	1	_	_		
100-Pin Plastic Quad Flatpack (PQ)	1	1	1	1	1	_	_		
100-Pin Very Thin Quad Flatpack (VQ)	1	✓	1	1	_	_	_		
100-Pin Ceramic Pin Grid Array (PG)	1	1	1	1	_	_	_		
A1240A Device	I			1	ı	ı			
84-Pin Plastic Leaded Chip Carrier (PL)	✓	✓	✓	1	1	_	_		
132-Pin Ceramic Pin Grid Array (PG)	1	1	1	1	_	1	✓		
144-Pin Plastic Quad Flat Pack (PQ)	1	1	1	1	1	_	_		
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	_	_	_		
A1280A Device	I			1	ı	ı			
160-Pin Plastic Quad Flatpack (PQ)	✓	1	✓	1	1	_	_		
172-Pin Ceramic Quad Flatpack (CQ)	1	✓	✓	✓	_	1	✓		
176-Pin Ceramic Pin Grid Array (PG)	/	✓	✓	1	_	1	✓		
176-Pin Thin (1.4 mm) Quad Flat Pack (TQ)	1	1	1	1	_	_	_		
• • •		•		•	_	-	_		

Notes:

Applications:
 C = Commercial
 I = Industrial
 M = Military
 B = MIL-STD-883

Availability: ✓ = Available P = Planned – = Not planned

Speed Grade:

-1 = Approx. 15% faster than Std. -2 = Approx. 25% faster than Std.

2. Contact your Microsemi SoC Products Group sales representative for product availability.

## **Device Resources**

Device	Logic						User	I/Os				
Series	Modules	Gates	PG176	PG132	PG100	PQ160	PQ144	PQ100	PL84	CQ172	TQ176	VQ100
A1225A	451	2,500	_	_	83	_	_	83	72	_	_	83
A1240A	684	4,000	_	104	_	_	104	_	72	_	104	_
A1280A	1,232	8,000	140	-	_	125	ı	-	72	140	140	_

Contact your local Microsemi SoC Products Group representative for device availability: http://www.microsemi.com/soc/contact/default.aspx.

Revision 8 III



# 1 - ACT 2 Family Overview

## **General Description**

The ACT 2 family represents Actel's second generation of field programmable gate arrays (FPGAs). The ACT 2 family presents a two-module architecture, consisting of C-modules and S-modules. These modules are optimized for both combinatorial and sequential designs. Based on Actel's patented channeled array architecture, the ACT 2 family provides significant enhancements to gate density and performance while maintaining downward compatibility with the ACT 1 design environment and upward compatibility with the ACT 3 design environment. The devices are implemented in silicon gate, 1.0-μm, two-level metal CMOS, and employ Actel's PLICE® antifuse technology. This revolutionary architecture offers gate array design flexibility, high performance, and fast time-to-production with user programming. The ACT 2 family is supported by the Designer and Designer Advantage Systems, which offers automatic pin assignment, validation of electrical and design rules, automatic placement and routing, timing analysis, user programming, and diagnostic probe capabilities. The systems are supported on the following platforms: 386/486™ PC, Sun™, and HP™ workstations. The systems provide CAE interfaces to the following design environments: Cadence, Viewlogic®, Mentor Graphics®, and OrCAD™.



## **Package Thermal Characteristics**

The device junction to case thermal characteristic is  $\theta$ jc, and the junction to ambient air characteristic is  $\theta$ ja. The thermal characteristics for  $\theta$ ja are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a PQ160 package at commercial temperature and still air is as follows:

$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{\text{ia}}\text{°C/W}} = \frac{150\text{°C} - 70\text{°C}}{33\text{°C/W}} = 2.4 \text{ W}$$

EQ 1

Table 2-4 • Package Thermal Characteristics

Package Type*	Pin Count	$\theta$ jc	θ <sub>ja</sub> Still Air	$_{ m ja}^{ m  heta_{ m ja}}$ 300 ft./min.	Units
Ceramic Pin Grid Array	100	5	35	17	°C/W
	132	5	30	15	°C/W
	176	8	23	12	°C/W
Ceramic Quad Flatpack	172	8	25	15	°C/W
Plastic Quad Flatpack <sup>1</sup>	100	13	48	40	°C/W
	144	15	40	32	°C/W
	160	15	38	30	°C/W
Plastic Leaded Chip Carrier	84	12	37	28	°C/W
Very Thin Quad Flatpack	100	12	43	35	°C/W
Thin Quad Flatpack	176	15	32	25	°C/W

Notes: (Maximum Power in Still Air)

- Maximum power dissipation values for PQFP packages are 1.9 W (PQ100), 2.3 W (PQ144), and 2.4 W (PQ160).
- 2. Maximum power dissipation for PLCC packages is 2.7 W.
- 3. Maximum power dissipation for VQFP packages is 2.3 W.
- 4. Maximum power dissipation for TQFP packages is 3.1 W.

## **Power Dissipation**

P = [ICC standby + ICCactive] \* VCC + IOL \* VOL \* N + IOH\* (VCC - VOH) \* M

EQ2

where:

ICC standby is the current flowing when no inputs or outputs are changing

ICCactive is the current flowing due to CMOS switching.

IOL and IOH are TTL sink/source currents.


VOL and VOH are TTL level output voltages.

N is the number of outputs driving TTL loads to VOL.

M is the number of outputs driving TTL loads to VOH.

An accurate determination of N and M is problematical because their values depend on the family type, design details, and on the system I/O. The power can be divided into two components: static and active.

# **ACT 2 Timing Model<sup>1</sup>**



#### Notes:

- 1. Values shown for A1240A-2 at worst-case commercial conditions.
- 2. Input module predicted routing delay

Figure 2-1 • Timing Model



#### **Parameter Measurement**




Figure 2-2 • Output Buffer Delays




Figure 2-3 • AC Test Loads




Figure 2-4 • Input Buffer Delays

2-8 Revision 8



## **Timing Derating Factor (Temperature and Voltage)**

Table 2-9 • Timing Derating Factor (Temperature and Voltage)


(Commercial Minimum/Maximum Specification) x	Industrial		Mili	tary
	Min.	Max.	Min.	Max.
	0.69	1.11	0.67	1.23

Table 2-10 • Timing Derating Factor for Designs at Typical Temperature ( $T_J = 25^{\circ}C$ ) and Voltage (5.0 V)

(Commercial Maximum Specification) x	0.85
--------------------------------------	------

Table 2-11 • Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial, TJ = 4.75 V, 70°C)

	<b>-55</b>	-40	0	25	70	85	125
4.50	0.75	0.79	0.86	0.92	1.06	1.11	1.23
4.75	0.71	0.75	0.82	0.87	1.00	1.05	1.13
5.00	0.69	0.72	0.80	0.85	0.97	1.02	1.13
5.25	0.68	0.69	0.77	0.82	0.95	0.98	1.09
5.50	0.67	0.69	0.76	0.81	0.93	0.97	1.08



Note: This derating factor applies to all routing and propagation delays.

Figure 2-9 • Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial, T<sub>J</sub> = 4.75 V, 70°C)



**Detailed Specifications** 

## A1225A Timing Characteristics (continued)

Table 2-14 • A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C

TTL Ou	tput Module Timing <sup>1</sup>	-2 S	peed	-1 S	peed	Std.	Units	
Parame	ter/Description	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DLH</sub>	Data to Pad High		8.0		9.0		10.6	ns
t <sub>DHL</sub>	Data to Pad Low		10.1		11.4		13.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.6		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		8.9		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
$d_{TLH}$	Delta Low to High		0.07		0.08		0.09	ns/pF
$d_{THL}$	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS	Output Module Timing <sup>1</sup>	•						.1.
t <sub>DLH</sub>	Data to Pad High		10.1		11.5		13.5	ns
t <sub>DHL</sub>	Data to Pad Low		8.4		9.6		11.2	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.6		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.3		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		8.9		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.12		0.13		0.16	ns/pF
d <sub>THL</sub>	Delta High to Low		0.09		0.10		0.12	ns/pF

#### Notes:

2-14 Revision 8

<sup>1.</sup> Delays based on 50 pF loading.

<sup>2.</sup> SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board\_consideration.aspx.



## A1240A Timing Characteristics (continued)

Table 2-17 • A1240A Worst-Case Commercial Conditions, VCC = 4.75 V,  $T_J$  = 70°C

TTL Out	put Module Timing <sup>1</sup>	-2 S	peed	–1 S	peed	Std. Speed		Units
Parame	ter/Description	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>DLH</sub>	Data to Pad High		8.0		9.0		10.6	ns
t <sub>DHL</sub>	Data to Pad Low		10.1		11.4		13.4	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.7		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.4		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		9.0		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
$d_{TLH}$	Delta Low to High		0.07		0.08		0.09	ns/pF
$d_{THL}$	Delta High to Low		0.12		0.13		0.16	ns/pF
CMOS (	Output Module Timing <sup>1</sup>	-						
t <sub>DLH</sub>	Data to Pad High		10.2		11.5		13.5	ns
t <sub>DHL</sub>	Data to Pad Low		8.4		9.6		11.2	ns
t <sub>ENZH</sub>	Enable Pad Z to High		8.9		10.0		11.8	ns
t <sub>ENZL</sub>	Enable Pad Z to Low		11.7		13.2		15.5	ns
t <sub>ENHZ</sub>	Enable Pad High to Z		7.1		8.0		9.4	ns
t <sub>ENLZ</sub>	Enable Pad Low to Z		8.4		9.5		11.1	ns
t <sub>GLH</sub>	G to Pad High		9.0		10.2		11.9	ns
t <sub>GHL</sub>	G to Pad Low		11.2		12.7		14.9	ns
d <sub>TLH</sub>	Delta Low to High		0.12		0.13		0.16	ns/pF
d <sub>THL</sub>	Delta High to Low		0.09		0.10		0.12	ns/pF

#### Notes:

- 1. Delays based on 50 pF loading.
- 2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board\_consideration.aspx.



**Detailed Specifications** 

## **A1280A Timing Characteristics**

Table 2-18 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T, I = 70°C

Logic Mo	odule Propagation Delays <sup>1</sup>	−2 S <sub>I</sub>	peed <sup>3</sup>	-1 Speed		Std. Speed		Units
Paramete	er/Description	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD1</sub>	Single Module		3.8		4.3		5.0	ns
t <sub>CO</sub>	Sequential Clock to Q		3.8		4.3		5.0	ns
$t_{GO}$	Latch G to Q		3.8		4.3		5.0	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset to Q		3.8		4.3		5.0	ns
Predicte	d Routing Delays <sup>2</sup>					·		
t <sub>RD1</sub>	FO = 1 Routing Delay		1.7		2.0		2.3	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		2.5		2.8		3.3	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		3.0		3.4		4.0	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		3.7		4.2		4.9	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		6.7		7.5		8.8	ns
Sequenti	al Timing Characteristics <sup>3,4</sup>							
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Setup	0.4		0.4		0.5		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Setup	0.8		0.9		1.0		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	5.5		6.0		7.0		ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Clock Asynchronous Pulse Width	5.5		6.0		7.0		ns
t <sub>A</sub>	Flip-Flop Clock Input Period	11.7		13.3		18.0		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>INSU</sub>	Input Buffer Latch Setup	0.4		0.4		0.5		ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		ns
t <sub>outsu</sub>	Output Buffer Latch Setup	0.4		0.4		0.5		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		85.0		75.0		50.0	MHz

#### Notes:

- 1. For dual-module macros, use  $t_{PD1}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{CO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ —whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
  estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
  performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
  shipment.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

2-18 Revision 8



## A1280A Timing Characteristics (continued)

Table 2-19 • A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C


I/O Mod	ule Input Propagation Delays		-2 S	peed	–1 S	peed	ed Std. Speed		
Paramet	ter/Description		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>INYH</sub>	Pad to Y High			2.9		3.3		3.8	ns
t <sub>INYL</sub>	Pad to Y Low			2.7		3.0		3.5	ns
t <sub>INGH</sub>	G to Y High			5.0		5.7		6.6	ns
t <sub>INGL</sub>	G to Y Low			4.8		5.4		6.3	ns
Input Mo	odule Predicted Input Routing Del	ays <sup>*</sup>	•	•				•	
t <sub>IRD1</sub>	FO = 1 Routing Delay			4.6		5.1		6.0	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			5.2		5.9		6.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			5.6		6.3		7.4	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			6.5		7.3		8.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			9.4		10.5		12.4	ns
Global (	Clock Network		•						
t <sub>CKH</sub>	Input Low to High	FO = 32		10.2		11.0		12.8	ns
	FO = 256		13.1		14.6		17.2		
t <sub>CKL</sub>	Input High to Low	FO = 32		10.2		11.0		12.8	ns
		FO = 256		13.3		14.9		17.5	
t <sub>PWH</sub>	Minimum Pulse Width High	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t <sub>PWL</sub>	Minimum Pulse Width Low	FO = 32	5.0		5.5		6.6		ns
		FO = 256	5.8		6.4		7.6		
t <sub>CKSW</sub>	Maximum Skew	FO = 32		0.5		0.5		0.5	ns
		FO = 256		2.5		2.5		2.5	
t <sub>SUEXT</sub>	Input Latch External Setup	FO = 32	0.0		0.0		0.0		ns
		FO = 256	0.0		0.0		0.0		
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	7.0		7.0		7.0		ns
		FO = 256	11.2		11.2		11.2		
t <sub>P</sub>	Minimum Period	FO = 32	9.6		11.2		13.3		ns
		FO = 256	10.6		12.6		15.3		
f <sub>MAX</sub>	Maximum Frequency	FO = 32		105.0		90.0		75.0	ns
		FO = 256		95.0		80.0		65.0	

Note: \*These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A1280A Timing Characteristics (continued)




## **PL84**



#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

## **VQ100**



#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx



VQ100							
Pin Number	A1225A Function						
2	MODE						
7	GND						
14	VCC						
15	VCC						
20	GND						
32	GND						
38	VCC						
44	GND						
50	SDO						
55	GND						
62	GND						
63	VCC						


VQ100		
Pin Number	A1225A Function	
64	VCC	
65	VCC	
70	GND	
77	SDI, I/O	
82	GND	
85	PRA, I/O	
87	CLKA, I/O	
88	VCC	
90	CLKB, I/O	
92	PRB, I/O	
94	GND	
100	DCLK, I/O	

#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

3-10 Revision 8

## **TQ176**



#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx




TQ176			
Pin Number A1240A Function A1280A Funct			
1	GND	GND	
2	MODE	MODE	
8	NC	NC	
10	NC	I/O	
11	NC	I/O	
13	NC	VCC	
18	GND	GND	
19	NC	I/O	
20	NC	I/O	
22	NC	I/O	
23	GND	GND	
24	NC	VCC	
25	VCC	VCC	
26	NC	I/O	
27	NC	I/O	
28	VCC	VCC	
29	NC	I/O	
33	NC	NC	
37	NC	I/O	
38	NC NC		
45	GND	GND	
52	NC	VCC	
54	NC I/O		
55	NC I/O		
57	NC NC		
61	NC	I/O	
64	NC	I/O	
66	NC I/O		
67	GND	GND	
68	VCC	VCC	
74	NC	I/O	
77	NC	NC	
78	NC	I/O	
80	NC	I/O	

	TQ176			
Pin Number	A1280A Function			
82	NC	VCC		
86	NC	I/O		
87	SDO	SDO		
89	GND	GND		
96	NC	I/O		
97	NC	I/O		
101	NC	NC		
103	NC	I/O		
106	GND	GND		
107	NC	I/O		
108	NC	I/O		
109	GND	GND		
110	VCC	VCC		
111	GND	GND		
112	VCC	VCC		
113	VCC	VCC		
114	NC	I/O		
115	NC	I/O		
116	NC	VCC		
121	NC	NC		
124	NC	I/O		
125	NC	I/O		
126	NC	NC		
133	GND	GND		
135	SDI, I/O	SDI, I/O		
136	NC	I/O		
140	NC	VCC		
143	NC I/O			
144	NC	I/O		
145	NC	NC		
147	NC	I/O		
151	NC	I/O		
152	PRA, I/O	PRA, I/O		
154	CLKA, I/O	CLKA, I/O		

3-12 Revision 8



#### **PG132**



Orientation Pin


#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-18 Revision 8



#### **PG176**



#### Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx

3-20 Revision 8



PG176			
Pin Number	A1280A Function		
A9	CLKA, I/O		
В3	DCLK, I/O		
B8	CLKB, I/O		
B14	SDI, I/O		
C3	MODE		
C8	GND		
C9	PRA, I/O		
D4	GND		
D5	VCC		
D6	GND		
D7	PRB, I/O		
D8	VCC		
D10	GND		
D11	VCC		
D12	GND		
E4	GND		
E12	GND		
F4	VCC		
F12	GND		
G4	GND		
G12	VCC		
H2	VCC		

PG176			
Pin Number	A1280A Function		
H3	VCC		
H4	GND		
H12	GND		
H13	VCC		
H14	VCC		
J4	VCC		
J12	GND		
J13	GND		
J14	VCC		
K4	GND		
K12	GND		
L4	GND		
M4	GND		
M5	VCC		
M6	GND		
M8	GND		
M10	GND		
M11	VCC		
M12	GND		
N8	VCC		
P13	SDO		

#### Notes:

- 1. All unlisted pin numbers are user I/Os.
- 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.