



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	6
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 × 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 4x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
Supplier Device Package	8-MSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12f1571-i-ms

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **PIN DIAGRAMS**

Pin Diagram – 8-Pin PDIP, SOIC, DFN, MSOP, UDFN



Q	8-Pin PDIP/SOIC/MSOP/DFN/UDFN	ADC	Reference	Comparator	Timers	MMd	EUSART <sup>(2)</sup>	CWG	Interrupt	Pull-up	Basic
RA0	7	AN0	DAC1OUT	C1IN+	—	PWM2	TX <sup>(2)</sup> CK <sup>(2)</sup>	CWG1B	IOC	Y	ICSPDAT ICDDAT
RA1	6	AN1	VREF+	C1IN0-	—	PWM1	RX <sup>(2)</sup> DT <sup>(2)</sup>	—	IOC	Y	ICSPCLK ICDCLK
RA2	5	AN2	_	C1OUT	TOCKI	PWM3	_	CWG1FLT CWG1A	IOC INT	Y	_
RA3	4	-	_	-	T1G <sup>(1)</sup>	-	_	—	IOC	Y	MCLR VPP
RA4	3	AN3	—	C1IN1-	T1G	PWM2 <sup>(1)</sup>	TX <sup>(1,2)</sup> CK <sup>(1,2)</sup>	CWG1B <sup>(1)</sup>	IOC	Y	CLKOUT
RA5	2	—	_	—	T1CKI	PWM1 <sup>(1)</sup>	RX <sup>(1,2)</sup> DT <sup>(1,2)</sup>	CWG1A <sup>(1)</sup>	IOC	Y	CLKIN
VDD	1	—	_	—	_	_	_	_	_	—	VDD
Vss	8	_	—	—	—	—	_	_	_	—	Vss

TABLE 1:	8-PIN ALLOCATION TABLE	(PIC12(L)F1571/2)	
	OT IN ALCOVATION TABLE		

Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.
2: PIC12(L)F1572 only.

# 4.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, code protection and Device ID.

# 4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

**Note:** The DEBUG bit in the Configuration Words is managed automatically by device development tools, including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'. NOTES:

# 6.0 RESETS

There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional Power-up Timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 6-1.

# FIGURE 6-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



# PIC12(L)F1571/2



### FIGURE 7-3: INT PIN INTERRUPT TIMING

Note 1: INTF flag is sampled here (every Q1).

- 2: Asynchronous interrupt latency = 3-5 TCY. Synchronous latency = 3-4 TCY, where TCY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
- 3: For minimum width of INT pulse, refer to AC specifications in Section 26.0 "Electrical Specifications".
- 4: INTF is enabled to be set any time during the Q4-Q1 cycles.

# 7.6 Register Definitions: Interrupt Control

### REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0
GIE <sup>(1)</sup>	PEIE <sup>(2)</sup>	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF <sup>(3)</sup>
bit 7							bit 0
Legend:							
R = Readat	ble bit	W = Writable	bit				
u = Bit is ur	nchanged	x = Bit is unkr	nown	U = Unimpler	mented bit, read	as '0'	
'1' = Bit is s	et	'0' = Bit is clea	ared	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
bit 7	GIE: Global Ir	nterrupt Enable	e bit <sup>(1)</sup>				
	1 = Enables a	all active interru	ipts				
	0 = Disables a	all interrupts					
DIT 6	PEIE: Periphe	eral Interrupt E					
	1 = Enables a 0 = Disables a	all peripheral ir	ierai interrupts	5			
bit 5	TMR0IE: Time	er0 Overflow Ir	nterrupt Enabl	e bit			
	1 = Enables t	he Timer0 inter	rupt				
	0 = Disables f	the Timer0 inte	rrupt				
bit 4	INTE: INT Ex	ternal Interrupt	Enable bit				
	1 = Enables t	he INT externa	l interrupt				
h:4 0			al interrupt				
DIT 3	1 - Enchlos t	Ipt-On-Change	Enable bit				
	0 = Disables t	the Interrupt-O	n-Change				
bit 2	TMR0IF: Time	er0 Overflow Ir	nterrupt Flag b	oit			
	1 = TMR0 reg	jister has overf	lowed				
	0 = TMR0 reg	jister has not o	verflow				
bit 1	INTF: INT Ext	ternal Interrupt	Flag bit				
	1 = The INT e	external interru	pt occurred				
hit 0			Interrunt Elec	JI v hit(3)			
	1 = When at l	east one of the		Change nins c	hanged state		
	0 = None of the	ne Interrupt-Or	-Change pins	have changed	l state		
Note 1:	Interrupt flag bits a	re set when ar	n interrupt con	dition occurs. r	equire and less of the	e state of its co	rrespondina

enable bit or the Global Interrupt Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

- 2: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.
- **3:** The IOCIF Flag bit is read-only and cleared when all the Interrupt-On-Change flags in the IOCxF registers have been cleared by software.

# PIC12(L)F1571/2

TABLE 14-2:	SUMM	SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATO							ATOR
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFV	R<1:0>	118

----\_\_\_ ... ......

Legend: Shaded cells are unused by the temperature indicator module.

# 16.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACxCON1 register.

The DAC output voltage can be determined by using Equation 16-1.

# 16.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in Table 26-16.

# 16.3 DAC Voltage Reference Output

The unbuffered DAC voltage can be output to the DACxOUTn pin(s) by setting the respective DACOEn bit(s) of the DACxCON0 register. Selecting the DAC reference voltage for output on either DACxOUTn pin automatically overrides the digital output buffer, the weak pull-up and digital input threshold detector functions of that pin.

# EQUATION 16-1: DAC OUTPUT VOLTAGE

<u>IF DACEN = 1</u>

$$DACx_output = \left( (VSOURCE+ - VSOURCE-) \times \frac{DACR[4:0]}{2^5} \right) + VSOURCE-$$

Note: See the DACxCON0 register for the available VSOURCE+ and VSOURCE- selections.

Reading the DACxOUTn pin when it has been configured for DAC reference voltage output will always return a '0'.

**Note:** The unbuffered DAC output (DACxOUTn) is not intended to drive an external load.

# 16.4 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACxCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

# 16.5 Effects of a Reset

A device Reset affects the following:

- DACx is disabled.
- DACx output voltage is removed from the DACxOUTn pin(s).
- The DACR<4:0> range select bits are cleared.

# 19.1 Timer1 Operation

TABLE 19-1:

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 19-1 displays the Timer1 enable selections.

**TIMER1 ENABLE** 

SELECTIONS						
TMR10N	TMR1GE	Timer1 Operation				
0	0	Off				
0	1	Off				
1	0	Always On				
1	1	Count Enabled				

# **19.2** Clock Source Selection

The TMR1CS<1:0> bits of the T1CON register are used to select the clock source for Timer1. Table 19-2 displays the clock source selections.

#### 19.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc, as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1 gate
- · C1 or C2 comparator input to Timer1 gate

#### 19.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI. The external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge after any one or
	more of the following conditions:

- Timer1 enabled after POR
- Write to TMR1H or TMR1L
- · Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high, then Timer1 is enabled (TMR1ON = 1) when T1CKI is low

#### TABLE 19-2: CLOCK SOURCE SELECTIONS

TMR1CS<1:0>	T1OSCEN <sup>(1)</sup>	Clock Source
11	x	LFINTOSC
10	x	External Clocking on T1CKI Pin
01	x	System Clock (Fosc)
00	x	Instruction Clock (Fosc/4)

Note 1: T1OSCEN is not available for these devices.

#### 19.6 **Timer1 Interrupt**

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- · PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

The TMR1H:TMR1L register pair and the Note: TMR1IF bit should be cleared before enabling interrupts.

#### 19.7 **Timer1 Operation During Sleep**

Timer1 can only operate during Sleep when set up in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- · TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- · TMR1CS bits of the T1CON register must be configured

FIGURE 19-2:	TIMER1 INCREMENTING EDGE
FIGURE 19-2.	



The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the T1SYNC bit setting.

#### ALTERNATE PIN LOCATIONS 19.7.1

This module incorporates I/O pins that can be moved to other locations with the use of the Alternate Pin Function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.

### TABLE 21-3: BAUD RATE FORMULAS

C	onfiguration E	Bits		Pour Pote Formula		
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Kale Formula		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]		
0	0	1	8-bit/Asynchronous			
0	1	0	16-bit/Asynchronous			
0	1	1	16-bit/Asynchronous			
1	0	x	8-bit/Synchronous	Fosc/[4 (n+1)]		
1	1	x	16-bit/Synchronous			

**Legend:** x = Don't care; n = value of SPBRGH/SPBRGL register pair.

## TABLE 21-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	_	WUE	ABDEN	186
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	185
SPBRGL	BRG<7:0>							187*	
SPBRGH	BRG<15:8>							187*	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	184

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the Baud Rate Generator.

\* Page provides register information.

# 21.4.2 AUTO-BAUD OVERFLOW

During the course of Automatic Baud Detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. The overflow condition will set the RCIF flag. The counter continues to count until the fifth rising edge is detected on the RX pin. The RCIDL bit will remain false ('0') until the fifth rising edge, at which time, the RDICL bit will set. If the RCREG is read after the overflow occurs, but before the fifth rising edge, the fifth rising edge will set the RCIF again.

Terminating the auto-baud process early to clear an overflow condition will prevent proper detection of the Sync character fifth rising edge. If any falling edges of the Sync character have not yet occurred when the ABDEN bit is cleared, then those will be falsely detected as Start bits. The following steps are recommended to clear the overflow condition:

- 1. Read RCREG to clear RCIF.
- 2. If RCIDL is zero, then wait for RCIF and repeat Step 1.
- 3. Clear the ABDOVF bit.

#### 21.4.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 21-7), and asynchronously if the device is in Sleep mode (Figure 21-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

#### 21.4.3.1 Special Considerations

#### Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled, the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times; 13-bit times are recommended for LIN bus or any number of bit times for standard RS-232 devices.

#### Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

#### WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

# 21.5.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character, the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two-character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

Note:	If the RX/DT function is on an analog pin,
	the corresponding ANSELx bit must be
	cleared for the receiver to function.

# 21.5.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

**Note:** If the device is configured as a slave and the TX/CK function is on an analog pin, the corresponding ANSELx bit must be cleared.

### 21.5.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens, the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear, then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set, then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

#### 21.5.1.8 Receiving 9-Bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9 bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

#### 21.5.1.9 Synchronous Master Reception Setup

- 1. Initialize the SPBRGH/SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSELx bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 4. Ensure bits, CREN and SREN, are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register, and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit, RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit, RCIF, will be set when reception of a character is complete. An interrupt will be generated if the enable bit, RCIE, was set.
- 9. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

# REGISTER 22-6: PWMxOFCON: PWMx OFFSET TRIGGER SOURCE SELECT REGISTER

U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
	OFM	<1:0>	OFO <sup>(1)</sup>	—	—	OFS	<1:0>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7	Unimplemented: Read as '0'
bit 6-5	OFM<1:0>: Offset Mode Select bits
	11 = Continuous Slave Run mode with immediate Reset and synchronized start when the selected offset trigger occurs
	<ul> <li>10 = One-Shot Slave Run mode with synchronized start when the selected offset trigger occurs</li> <li>01 = Independent Slave Run mode with synchronized start when the selected offset trigger occurs</li> <li>00 = Independent Run mode</li> </ul>
bit 4	<b>OFO:</b> Offset Match Output Control bit <sup>(1)</sup>
	If MODE<1:0> = 11 (PWM Center-Aligned mode): 1 = OFx_match occurs on counter match when counter decrementing, (second match) 0 = OFx match occurs on counter match when counter incrementing, (first match)
	If MODE<1:0> = 00, 01 or 10 (all other modes): Bit is ignored.
bit 3-2	Unimplemented: Read as '0'
bit 1-0	OFS<1:0>: Offset Trigger Source Select bits
	$11 = OF3\_match^{(1)}$ $10 = OF2\_match^{(1)}$ $01 = OF1\_match^{(1)}$ 00 = Reserved

**Note 1:** The OFx\_match corresponding to the PWM used becomes reserved.

<b>TABLE 22-2:</b>	SUMMARY OF REGISTERS ASSOCIATED WITH PWM
--------------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCI	F<3:0>		_	SCS	<1:0>	55
PIE3	_	PWM3IE	PWM2IE	PWM1IE	—	—	—	—	77
PIR3	_	PWM3IF	PWM2IF	PWM1IF	—	—	—	—	80
PWMEN	—	_	—	_	_	PWM3EN_A	PWM2EN_A	PWM1EN_A	227
PWMLD	_	_	_	_	—	PWM3LDA_A	PWM2LDA_A	PWM1LDA_A	227
PWMOUT	_	_	_	_	_	PWM3OUT_A	PWM2OUT_A	PWM10UT_A	227
PWM1PHL		•		P	PH<7:0>		•	222	
PWM1PHH				PI	H<15:8>				222
PWM1DCL				D	)C<7:0>				223
PWM1DCH				D	C<15:8>				223
PWM1PRH				P	PR<7:0>				224
PWM1PRL	PR<15:8>								224
PWM10FH	OF<7:0>								225
PWM10FL				0	F<15:8>				225
PWM1TMRH				T	/IR<7:0>				226
PWM1TMRL				ΤM	1R<15:8>				226
PWM1CON	EN	OE	OUT	POL	MODE	E<1:0>	_	_	216
PWM1INTE	_	_	_	_	OFIE	PHIE	DCIE	PRIE	217
PWM1INTF	_	_	_	_	OFIF	PHIF	DCIF	PRIF	218
PWM1CLKCON	_		PS<2:0>		_	_	CS<	219	
PWM1LDCON	LDA	LDT	_	_	_	_	LDS	220	
PWM10FCON	_	OFM	<1:0>	OFO	_	_	OFS	221	
PWM2PHL	PH<7:0>								222
PWM2PHH	PH<15:8>								222
PWM2DCL	DC<7:0>								
PWM2DCH	DC<15:8>								223
PWM2PRL	PR<7:0>								224
PWM2PRH	PR<15:8>								
PWM2OFL	OF<7:0>								225
PWM2OFH	OF<15:8>								225
PWM2TMRL	TMR<7:0>								226
PWM2TMRH				TN	1R<15:8>				226
PWM2CON	EN	OE	OUT	POL	MODE	DE<1:0> — —			216
PWM2INTE	—	_	—	_	OFIE	PHIE	DCIE	PRIE	217
PWM2INTF	—	_	_	_	OFIF	PHIF	DCIF	PRIF	218
PWM2CLKCON	—		PS<2:0>		_	_	CS<	<1:0>	219
PWM2LDCON	LDA	LDT	—	_	_	_	LDS	220	
PWM2OFCON	- OFM<1:0> OFO - OFS<1:0>							221	
PWM3PHL	PH<7:0>								222
PWM3PHH	PH<15:8>								
PWM3DCL	DC<7:0>								223
PWM3DCH				D	C<15:8>				223
PWM3PRL				P	PR<7:0>				224
PWM3PRH				PI	R<15:8>				224
PWM3OFL				C	)F<7:0>				225
PWM30FH				0	F<15:8>				225
PWM3TMRL				TN	/IR<7:0>				226
PWM3TMRH				ΤM	1R<15:8>				226
PWM3CON	EN	OE	OUT	POL	MODE	E<1:0>			216

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by the PWM.

# 23.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces a complementary waveform with dead-band delay from a selection of input sources.

The CWG module has the following features:

- Selectable dead-band clock source control
- Selectable input sources
- Output enable control
- · Output polarity control
- Dead-band control with independent 6-bit rising and falling edge dead-band counters
- Auto-shutdown control with:
  - Selectable shutdown sources
  - Auto-restart enable
  - Auto-shutdown pin override control

# 23.1 Fundamental Operation

The CWG generates two output waveforms from the selected input source.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby, creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in **Section 23.5 "Dead-Band Control"**. A typical operating waveform with dead band, generated from a single input signal, is shown in Figure 23-2.

It may be necessary to guard against the possibility of circuit Faults or a feedback event arriving too late, or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in **Section 23.9 "Auto-Shutdown Control"**.

# 23.2 Clock Source

The CWG module allows the following clock sources to be selected:

- Fosc (system clock)
- HFINTOSC (16 MHz only)

The clock sources are selected using the G1CS0 bit of the CWGxCON0 register (Register 23-1).

# 23.3 Selectable Input Sources

The CWG generates the output waveforms from the input sources in Table 23-1.

#### TABLE 23-1: SELECTABLE INPUT SOURCES

Source Peripheral	Signal Name
Comparator C1	C1OUT_sync
PWM1	PWM1_output
PWM2	PWM2_output
PWM3	PWM3_output

The input sources are selected using the GxIS<2:0> bits in the CWGxCON1 register (Register 23-2).

# 23.4 Output Control

Immediately after the CWG module is enabled, the complementary drive is configured with both CWGxA and CWGxB drives cleared.

# 23.4.1 OUTPUT ENABLES

Each CWG output pin has individual output enable control. Output enables are selected with the GxOEA and GxOEB bits of the CWGxCON0 register. When an output enable control is cleared, the module asserts no control over the pin. When an output enable is set, the override value or active PWM waveform is applied to the pin per the port priority selection. The output pin enables are dependent on the module enable bit, GxEN. When GxEN is cleared, CWG output enables and CWG drive levels have no effect.

## 23.4.2 POLARITY CONTROL

The polarity of each CWG output can be selected independently. When the output polarity bit is set, the corresponding output is active-high. Clearing the output polarity bit configures the corresponding output as active-low. However, polarity does not affect the override levels. Output polarity is selected with the GxPOLA and GxPOLB bits of the CWGxCON0 register.

Standar	Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
		Program Memory Programming Specifications								
D110	VIHH	Voltage on MCLR/VPP Pin	8.0		9.0	V	(Note 2)			
D111	IDDP	Supply Current during Programming	_	_	10	mA				
D112	VBE	VDD for Bulk Erase	2.7	_	VDDMAX	V				
D113	VPEW	VDD for Write or Row Erase	VDDMIN		VDDMAX	V				
D114	IPPPGM	Current on MCLR/VPP during Erase/Write	_	1.0	—	mA				
D115	IDDPGM	Current on VDD during Erase/Write	—	5.0	—	mA				
		Program Flash Memory								
D121	Eр	Cell Endurance	10K	_	_	E/W	-40°C ≤ TA ≤ +85°C (Note 1)			
D122	VPRW	VDD for Read/Write	VDDMIN		VDDMAX	V				
D123	Tiw	Self-Timed Write Cycle Time	—	2	2.5	ms				
D124	TRETD	Characteristic Retention	_	40	—	Year	Provided no other specifications are violated			
D125	EHEFC	High-Endurance Flash Cell	100K			E/W	$0^{\circ}C \le TA \le +60^{\circ}C$ , lower byte last 128 addresses			

## TABLE 26-5: MEMORY PROGRAMMING SPECIFICATIONS

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Self-write and block erase.

**2**: Required only if single-supply programming is disabled.

#### FIGURE 26-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



|--|

Param.           No.           40*         TT           41*         TT	<b>Sym.</b> TOH TOL	T0CKI High F	Characteristic	No Prescaler	Min. 0.5 Tcy + 20	Тур†	Max.	Units	Conditions
40* Тт 41* Тт	т0H т0L	T0CKI High F T0CKI Low P	Pulse Width	No Prescaler With Prescaler	0.5 Tcy + 20	_	_	20	1
41* Тт	тOL	T0CKI Low P		With Prescaler				115	
41* TT	TOL	T0CKI Low P		with research	10	_	_	ns	
			T0CKI Low Pulse Width No Prescaler With Prescaler		0.5 Tcy + 20	_		ns	
					10	_	_	ns	
42* T⊤	тор	T0CKI Period	ł		Greater of: 20 or <u>Tcy + 40</u> N	—	_	ns	N = Prescale value
45* TT	T⊤1H	T1CKI High Time	Synchronous, No Prescaler		0.5 Tcy + 20	_	_	ns	
			Synchronous, with Prescaler		15	_	_	ns	
			Asynchronous		30	_	_	ns	
46* TT	T1L	T1CKI Low	Synchronous, N	lo Prescaler	0.5 Tcy + 20	_	_	ns	
		Time	Synchronous, with Prescaler		15	_		ns	
			Asynchronous		30	_	_	ns	
47* TT	т1Р	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = Prescale value
			Asynchronous		60	_	_	ns	
49* TC	CKEZTMR1	Delay from E Increment	xternal Clock Ec	2 Tosc	—	7 Tosc	—	Timers in Sync mode	

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC12(L)F1571/2





FIGURE 27-10: IDD MAXIMUM, EC OSCILLATOR, HIGH-POWER MODE, PIC12LF1571/2 ONLY

# 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





ALTERNATE LEAD DESIGN

	Units	INCHES					
Dimension	Limits	MIN	NOM	MAX			
Number of Pins	Ν	8					
Pitch	е	.100 BSC					
Top to Seating Plane	Α	-	-	.210			
Molded Package Thickness	A2	.115	.130	.195			
Base to Seating Plane	A1	.015	-	-			
Shoulder to Shoulder Width	E	.290	.310	.325			
Molded Package Width	E1	.240	.250	.280			
Overall Length	D	.348	.365	.400			
Tip to Seating Plane	L	.115	.130	.150			
Lead Thickness	С	.008	.010	.015			
Upper Lead Width	b1	.040	.060	.070			
Lower Lead Width	b	.014	.018	.022			
Overall Row Spacing §	eB	-	-	.430			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2