



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 32MHz   |
| Connectivity               | LINbus, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                     |
| Number of I/O              | 6   |
| Program Memory Size        | 3.5KB (2K x 14)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 256 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V   |
| Data Converters            | A/D 4x10b; D/A 1x5b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 8-VDFN Exposed Pad  |
| Supplier Device Package    | 8-DFN (3x3)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic12f1572-e-mf |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





NOTES:

### 3.4 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-4 shows the five situations for the loading of the PC.

FIGURE 3-4: LOADING OF PC IN DIFFERENT SITUATIONS



### 3.4.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the Program Counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the Program Counter will change to the values contained in the PCLATH register.

### 3.4.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the Program Counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

### 3.4.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provides another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed CALLS by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

### 3.4.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address, PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

#### FIGURE 3-8: ACCESSING THE STACK EXAMPLE 4

|      |                | Rev. 10-000043D<br>7/30/2013               |
|------|----------------|--|
|      |                |  |
|      |                |  |
| 0x0F | Return Address |  |
| 0x0E | Return Address |  |
| 0x0D | Return Address |  |
| 0x0C | Return Address |  |
| 0x0B | Return Address |  |
| 0x0A | Return Address | When the stack is full, the next CALL or   |
| 0x09 | Return Address | an interrupt will set the Stack Pointer to |
| 0x08 | Return Address | the stack will wrap and overwrite the      |
| 0x07 | Return Address | return address at 0x00. If the Stack       |
| 0x06 | Return Address | Reset will occur and location 0x00 will    |
| 0x05 | Return Address | not be overwritten.                        |
| 0x04 | Return Address |  |
| 0x03 | Return Address |  |
| 0x02 | Return Address |  |
| 0x01 | Return Address |  |
|      | Return Address | STKPTR = 0x10                              |
|      | L              | - N  |
|      |                |  |

### 3.5.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in the Configuration Words is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

### 3.6 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair, FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- Traditional Data Memory
- · Linear Data Memory
- Program Flash Memory

#### **Register Definitions: Watchdog Control** 9.6

| REGISTER 9  | -1: WDIC                    |   |  |                           | REGISTER        |                  | <b>B</b> 844 6/5 |  |  |  |  |
|---|-----------------------------|---|--|---------------------------|-----------------|------------------|------------------|--|--|--|--|
| U-0   | U-0                         | R/W-0/0   | R/W-1/1  | R/W-0/0                   | R/W-1/1         | R/W-1/1          | R/W-0/0          |  |  |  |  |
|   |                             |   |  | WDTPS<4:0>                | •               |                  | SWDIEN           |  |  |  |  |
| Dit /   |                             |   |  |                           |                 |                  | Dit U            |  |  |  |  |
| l egend:  |                             |   |  |                           |                 |                  |                  |  |  |  |  |
| R = Readable  | bit                         | W = Writable  | hit  |                           |                 |                  |                  |  |  |  |  |
| u = Reduuble  | anged                       | x = Rit is unkr   | nown   | U = Unimplem              | nented bit read | 1 as '0'         |                  |  |  |  |  |
| '1' = Bit is set                                      |                             | 0' = Bit is clear   | ared   | -n/n = Value a            | t POR and BO    | R/Value at all o | other Resets     |  |  |  |  |
|   |                             |   |  |                           |                 |                  |                  |  |  |  |  |
| bit 7-6   | Unimplemen                  | ted: Read as '  | 0'   |                           |                 |                  |                  |  |  |  |  |
| bit 5-1   | WDTPS<4:0>                  | Watchdog Ti   | mer Period S                                     | elect bits <sup>(1)</sup> |                 |                  |                  |  |  |  |  |
|   | <u>Bit Value = Pr</u>       | rescale Rate  |  |                           |                 |                  |                  |  |  |  |  |
|   | 11111 = Re                  | served; results   | in minimum i                                     | nterval (1:32)            |                 |                  |                  |  |  |  |  |
|   | •                           |   |  |                           |                 |                  |                  |  |  |  |  |
|   | •                           |   |  |                           |                 |                  |                  |  |  |  |  |
|   | 10011 = Re                  | served; results   | in minimum i                                     | nterval (1:32)            |                 |                  |                  |  |  |  |  |
|   | 10010 <b>= 1</b> :8         | 3388608 (2 <sup>23</sup> ) (  | 38608 (2 <sup>23</sup> ) (Interval 256s nominal) |                           |                 |                  |                  |  |  |  |  |
| $10001 = 1.4194304 (2^{22}) $ (Interval 128s nominal) |                             |   |  |                           |                 |                  |                  |  |  |  |  |
|   | 10000 = 1:2                 | 2097152 (2 <sup>21</sup> ) (  | Interval 64s r                                   | iominal)                  |                 |                  |                  |  |  |  |  |
|   | 01111 = 1:1                 | 048576 (2 <sup>20</sup> ) (   | Interval 32s r                                   | iominal)                  |                 |                  |                  |  |  |  |  |
|   | 01110 = 1.3<br>01101 = 1.2  | 24200 (2 <sup>13</sup> ) (II<br>9621 <i>44</i> (2 <sup>18</sup> ) (Ir | iterval 105 m                                    | ninal)                    |                 |                  |                  |  |  |  |  |
|   | 01101 = 1.2<br>01100 = 1.1  | .02144 (2 ) (ll<br>31072 (2 <sup>17</sup> ) (lr                       | iterval 4s nor                                   | ninal)                    |                 |                  |                  |  |  |  |  |
|   | 01011 = 1:6                 | 5536 (Interval  | 2s nominal) (                                    | Reset value)              |                 |                  |                  |  |  |  |  |
|   | 01010 = 1:3                 | 2768 (Interval  | 1s nominal)                                      | ,                         |                 |                  |                  |  |  |  |  |
|   | 01001 = 1:1                 | 6384 (Interval  | 512 ms nomi                                      | nal)                      |                 |                  |                  |  |  |  |  |
|   | 01000 = 1:8                 | 192 (Interval 2   | 56 ms nomin                                      | al)                       |                 |                  |                  |  |  |  |  |
|   | 00111 = 1:4                 | 096 (Interval 1   | 28 ms nomin                                      | al)                       |                 |                  |                  |  |  |  |  |
|   | 00110 = 1:2                 | 048 (Interval 6   | 4 ms nomina<br>2 ma nomina                       | l)                        |                 |                  |                  |  |  |  |  |
|   | 00101 = 1.1                 | 024 (Interval 16  | ms nominal)                                      | )                         |                 |                  |                  |  |  |  |  |
|   | 000100 = 1:3<br>00011 = 1:2 | 256 (Interval 8 r   | ns nominal)                                      |                           |                 |                  |                  |  |  |  |  |
|   | 00010 = 1:1                 | 28 (Interval 4 r  | ns nominal)                                      |                           |                 |                  |                  |  |  |  |  |
|   | 00001 = 1:6                 | 64 (Interval 2 m  | s nominal)                                       |                           |                 |                  |                  |  |  |  |  |
|   | 00000 = 1:3                 | 2 (Interval 1 m   | s nominal)                                       |                           |                 |                  |                  |  |  |  |  |
| bit 0   | SWDTEN: So                  | oftware Enable/   | Disable for V                                    | /atchdog Timer            | bit             |                  |                  |  |  |  |  |
|   | If WDTE<1:0                 | > = 1x:   |  |                           |                 |                  |                  |  |  |  |  |
|   | I his bit is ign            | ored.   |  |                           |                 |                  |                  |  |  |  |  |
|   | It WDTE<1:0                 | > = 01:   |  |                           |                 |                  |                  |  |  |  |  |
|   | $\perp = WDI ISt$           | umed off  |  |                           |                 |                  |                  |  |  |  |  |
|   |                             |   |  |                           |                 |                  |                  |  |  |  |  |
|   | This bit is ign             | <u>~ – 00.</u><br>ored  |  |                           |                 |                  |                  |  |  |  |  |



### 12.0 INTERRUPT-ON-CHANGE

The PORTA and PORTB pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual port pin, or combination of port pins, can be configured to generate an interrupt. The Interrupt-On-Change module has the following features:

- Interrupt-On-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 12-1 is a block diagram of the IOC module.

### 12.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

### 12.2 Individual Pin Configuration

For each port pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both associated bits of the IOCxP and IOCxN registers, respectively.

### 12.3 Interrupt Flags

The IOCAFx and IOCBFx bits located in the IOCAF and IOCBF registers, respectively, are status flags that correspond to the Interrupt-On-Change pins of the associated port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAFx and IOCBFx bits.

### 12.4 Clearing Interrupt Flags

The individual status flags, (IOCAFx and IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

### EXAMPLE 12-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)

MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F

### 12.5 Operation in Sleep

The Interrupt-On-Change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCxF register will be updated prior to the first instruction executed out of Sleep.

# PIC12(L)F1571/2

### **FIGURE 19-6:** TIMER1 GATE SINGLE-PULSE AND TOGGLE COMBINED MODE TMR1GE T1GPOL T1GSPM T1GTM T1GGO/ Cleared by Hardware on DONE Set by Software Falling Edge of T1GVAL Counting Enabled on Rising Edge of T1G \* t1g\_in T1CKI T1GVAL N + 1 Timer1 Ν N + 2 N + 3 N + 4 Set by Hardware on Cleared by Software TMR1GIF - Cleared by Software Falling Edge of T1GVAL -•

### 21.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer, independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- · 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 21-1 and Figure 21-2.

### FIGURE 21-1: EUSART TRANSMIT BLOCK DIAGRAM



| Name    | Bit 7                         | Bit 6 | Bit 5               | Bit 4               | Bit 3 | Bit 2  | Bit 1  | Bit 0  | Register<br>on Page |
|---------|-------------------------------|-------|---------------------|---------------------|-------|--------|--------|--------|---------------------|
| BAUDCON | ABDOVF                        | RCIDL | —                   | SCKP                | BRG16 | —      | WUE    | ABDEN  | 186                 |
| INTCON  | GIE                           | PEIE  | TMR0IE              | INTE                | IOCIE | TMR0IF | INTF   | IOCIF  | 74                  |
| PIE1    | TMR1GIE                       | ADIE  | RCIE <sup>(1)</sup> | TXIE <sup>(1)</sup> | _     | _      | TMR2IE | TMR1IE | 75                  |
| PIR1    | TMR1GIF                       | ADIF  | RCIF <sup>(1)</sup> | TXIF <sup>(1)</sup> | _     | _      | TMR2IF | TMR1IF | 78                  |
| RCSTA   | SPEN                          | RX9   | SREN                | CREN                | ADDEN | FERR   | OERR   | RX9D   | 185*                |
| SPBRGL  |                               |       |                     | BRG                 | <7:0> |        |        |        | 187*                |
| SPBRGH  | BRG<15:8>                     |       |                     |                     |       |        |        |        | 187*                |
| TXREG   | EUSART Transmit Data Register |       |                     |                     |       |        |        |        | 177                 |
| TXSTA   | CSRC                          | TX9   | TXEN                | SYNC                | SENDB | BRGH   | TRMT   | TX9D   | 184                 |

 TABLE 21-1:
 SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission. \* Page provides register information.

Note 1: PIC12(L)F1572 only.

|        |                | SYNC = 0, BRGH = 0, BRG16 = 0 |                             |                |                   |                             |                   |            |                             |                    |            |                             |
|--------|----------------|-------------------------------|-----------------------------|----------------|-------------------|-----------------------------|-------------------|------------|-----------------------------|--------------------|------------|-----------------------------|
| BAUD   | Foso           | ; = 20.00                     | 0 MHz                       | Foso           | Fosc = 18.432 MHz |                             | Fosc = 16.000 MHz |            |                             | Fosc = 11.0592 MHz |            |                             |
| RATE   | Actual<br>Rate | %<br>Error                    | SPBRG<br>Value<br>(decimal) | Actual<br>Rate | %<br>Error        | SPBRG<br>Value<br>(decimal) | Actual<br>Rate    | %<br>Error | SPBRG<br>Value<br>(decimal) | Actual<br>Rate     | %<br>Error | SPBRG<br>Value<br>(decimal) |
| 300    | _              | _                             | _                           | _              | _                 | _                           | _                 | _          |                             | _                  | _          | _                           |
| 1200   | 1221           | 1.73                          | 255                         | 1200           | 0.00              | 239                         | 1202              | 0.16       | 207                         | 1200               | 0.00       | 143                         |
| 2400   | 2404           | 0.16                          | 129                         | 2400           | 0.00              | 119                         | 2404              | 0.16       | 103                         | 2400               | 0.00       | 71                          |
| 9600   | 9470           | -1.36                         | 32                          | 9600           | 0.00              | 29                          | 9615              | 0.16       | 25                          | 9600               | 0.00       | 17                          |
| 10417  | 10417          | 0.00                          | 29                          | 10286          | -1.26             | 27                          | 10417             | 0.00       | 23                          | 10165              | -2.42      | 16                          |
| 19.2k  | 19.53k         | 1.73                          | 15                          | 19.20k         | 0.00              | 14                          | 19.23k            | 0.16       | 12                          | 19.20k             | 0.00       | 8                           |
| 57.6k  | _              | _                             | _                           | 57.60k         | 0.00              | 7                           | —                 | _          | _                           | 57.60k             | 0.00       | 2                           |
| 115.2k | —              | _                             | _                           | —              | _                 | _                           | —                 | _          |                             | —                  | _          | _                           |

### TABLE 21-5: BAUD RATES FOR ASYNCHRONOUS MODES

|        |                | SYNC = 0, BRGH = 0, BRG16 = 0 |                             |                  |            |                             |                   |            |                             |                  |            |                             |
|--------|----------------|-------------------------------|-----------------------------|------------------|------------|-----------------------------|-------------------|------------|-----------------------------|------------------|------------|-----------------------------|
| BAUD   | Fos            | c = 8.00                      | 0 MHz                       | Fosc = 4.000 MHz |            |                             | Fosc = 3.6864 MHz |            |                             | Fosc = 1.000 MHz |            |                             |
| RATE   | Actual<br>Rate | %<br>Error                    | SPBRG<br>Value<br>(decimal) | Actual<br>Rate   | %<br>Error | SPBRG<br>Value<br>(decimal) | Actual<br>Rate    | %<br>Error | SPBRG<br>Value<br>(decimal) | Actual<br>Rate   | %<br>Error | SPBRG<br>Value<br>(decimal) |
| 300    |                | _                             | _                           | 300              | 0.16       | 207                         | 300               | 0.00       | 191                         | 300              | 0.16       | 51                          |
| 1200   | 1202           | 0.16                          | 103                         | 1202             | 0.16       | 51                          | 1200              | 0.00       | 47                          | 1202             | 0.16       | 12                          |
| 2400   | 2404           | 0.16                          | 51                          | 2404             | 0.16       | 25                          | 2400              | 0.00       | 23                          | —                | —          | —                           |
| 9600   | 9615           | 0.16                          | 12                          | —                | —          | —                           | 9600              | 0.00       | 5                           | —                | —          | —                           |
| 10417  | 10417          | 0.00                          | 11                          | 10417            | 0.00       | 5                           | —                 | —          | —                           | —                | —          | —                           |
| 19.2k  | —              | —                             | —                           | —                | —          | —                           | 19.20k            | 0.00       | 2                           | —                | —          | —                           |
| 57.6k  | —              | —                             | —                           | —                | _          | —                           | 57.60k            | 0.00       | 0                           | —                | —          | —                           |
| 115.2k |                | _                             | _                           | —                | _          | _                           | —                 | _          | —                           | —                | —          | —                           |

|        |                | SYNC = 0, BRGH = 1, BRG16 = 0 |                             |                |                   |                             |                   |            |                             |                    |            |                             |
|--------|----------------|-------------------------------|-----------------------------|----------------|-------------------|-----------------------------|-------------------|------------|-----------------------------|--------------------|------------|-----------------------------|
| BAUD   | Fosc           | = 20.00                       | 0 MHz                       | Foso           | Fosc = 18.432 MHz |                             | Fosc = 16.000 MHz |            |                             | Fosc = 11.0592 MHz |            |                             |
| RATE   | Actual<br>Rate | %<br>Error                    | SPBRG<br>Value<br>(decimal) | Actual<br>Rate | %<br>Error        | SPBRG<br>Value<br>(decimal) | Actual<br>Rate    | %<br>Error | SPBRG<br>Value<br>(decimal) | Actual<br>Rate     | %<br>Error | SPBRG<br>Value<br>(decimal) |
| 300    | —              | _                             | _                           | _              | _                 | _                           | _                 | —          | _                           | _                  | —          | _                           |
| 1200   | —              | _                             | —                           | —              | —                 | —                           | —                 | _          | —                           | —                  | —          | —                           |
| 2400   | —              | _                             | —                           | —              | —                 | —                           | —                 | —          | —                           | —                  | —          | —                           |
| 9600   | 9615           | 0.16                          | 129                         | 9600           | 0.00              | 119                         | 9615              | 0.16       | 103                         | 9600               | 0.00       | 71                          |
| 10417  | 10417          | 0.00                          | 119                         | 10378          | -0.37             | 110                         | 10417             | 0.00       | 95                          | 10473              | 0.53       | 65                          |
| 19.2k  | 19.23k         | 0.16                          | 64                          | 19.20k         | 0.00              | 59                          | 19.23k            | 0.16       | 51                          | 19.20k             | 0.00       | 35                          |
| 57.6k  | 56.82k         | -1.36                         | 21                          | 57.60k         | 0.00              | 19                          | 58.82k            | 2.12       | 16                          | 57.60k             | 0.00       | 11                          |
| 115.2k | 113.64k        | -1.36                         | 10                          | 115.2k         | 0.00              | 9                           | 111.1k            | -3.55      | 8                           | 115.2k             | 0.00       | 5                           |

### REGISTER 23-4: CWGxDBR: CWGx COMPLEMENTARY WAVEFORM GENERATOR RISING DEAD-BAND COUNT REGISTER

| U-0         | U-0 | R/W-x/u | R/W-x/u | R/W-x/u        | R/W-x/u | R/W-x/u | R/W-x/u |
|-------------|-----|---------|---------|----------------|---------|---------|---------|
|             | _   |         |         | CWG <b>x</b> D | BR<5:0> |         |         |
| bit 7       |     |         |         |                |         |         | bit 0   |
|             |     |         |         |                |         |         |         |
| I a manual. |     |         |         |                |         |         |         |

| Legend:              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared | q = Value depends on condition                        |

| bit 7-6 | Unimplemented: Read as '0'   |
|---------|--|
| bit 5-0 | CWGxDBR<5:0>: Complementary Waveform Generator (CWGx) Rising Counts bits |
|         | 11 1111 = 63-64 counts of dead band                                      |
|         | 11 1110 = 62-63 counts of dead band                                      |
|         | •  |
|         | •  |
|         | •  |
|         | 00 0010 = 2-3 counts of dead band  |
|         | 00 0001 = 1-2 counts of dead band  |
|         | 00 0000 = 0 counts of dead band  |

# REGISTER 23-5: CWGxDBF: CWGx COMPLEMENTARY WAVEFORM GENERATOR FALLING DEAD-BAND COUNT REGISTER

| U-0   | U-0 | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|-------|-----|---------|---------|---------|---------|---------|---------|
| —     | —   |         |         | CWGxD   | BF<5:0> |         |         |
| bit 7 |     |         |         |         |         |         | bit 0   |

| Legend:              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared | q = Value depends on condition                        |

bit 7-6 Unimplemented: Read as '0'

bit 5-0 CWGxDBF<5:0>: Complementary Waveform Generator (CWGx) Falling Counts bits

- 11 1111 = 63-64 counts of dead band
- 11 1110 = 62-63 counts of dead band
- •
- 00 0010 = 2-3 counts of dead band
- 00 0001 = 1-2 counts of dead band
- 00 0000 = 0 counts of dead band; dead-band generation is bypassed

### 24.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)

ICSP<sup>™</sup> programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP<sup>™</sup> programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode, the program memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP<sup>TM</sup>, refer to the *"PIC12(L)F1501/PIC16(L)F150X Memory Programming Specification"* (DS41573).

### 24.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low, then raising the voltage on MCLR/VPP to VIHH.

### 24.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC<sup>®</sup> MCUs (Flash) to be programmed using VDD only, without high voltage. When the LVP bit of the Configuration Words is set to '1', the ICSP Low-Voltage Programming Entry mode is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT while clocking ICSPCLK.

Once the key sequence is complete, MCLR must be held at VIL for as long as Program/Verify mode is to be maintained.

If Low-Voltage Programming is enabled (LVP = 1), the  $\overline{\text{MCLR}}$  Reset function is automatically enabled and cannot be disabled. See **Section 6.5 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

### 24.3 Common Programming Interfaces

Connection to a target device is typically done through an ICSP<sup>™</sup> header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 24-1.





Another connector often found in use with the PICkit<sup>™</sup> programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 24-2.

### TABLE 26-13: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS<sup>(1,2,3)</sup>

### Operating Conditions (unless otherwise stated)

| $V_{DD} = 3.0V$ , TA = +25°C |      |   |      |      |      |       |   |  |  |
|------------------------------|------|---|------|------|------|-------|---|--|--|
| Param.<br>No.                | Sym. | Characteristic                                    | Min. | Тур† | Max. | Units | Conditions  |  |  |
| AD01                         | NR   | Resolution  | —    | I    | 10   | bit   |   |  |  |
| AD02                         | EIL  | Integral Error                                    | _    | ±1   | ±1.7 | LSb   | Vref = 3.0V   |  |  |
| AD03                         | Edl  | Differential Error                                | _    | ±1   | ±1   | LSb   | No missing codes, VREF = 3.0V   |  |  |
| AD04                         | EOFF | Offset Error                                      | _    | ±1   | ±2.5 | LSb   | VREF = 3.0V   |  |  |
| AD05                         | Egn  | Gain Error  |      | ±1   | ±2.0 | LSb   | VREF = 3.0V   |  |  |
| AD06                         | VREF | Reference Voltage                                 | 1.8  | _    | VDD  | V     | VREF = (VRPOS – VRNEG) (Note 4)   |  |  |
| AD07                         | VAIN | Full-Scale Range                                  | Vss  | _    | VREF | V     |   |  |  |
| AD08                         | Zain | Recommended Impedance of<br>Analog Voltage Source | —    | —    | 10   | kΩ    | Can go higher if external 0.01 $\mu$ F capacitor is present on input pin. |  |  |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total absolute error includes integral, differential, offset and gain errors.

2: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

3: See Section 27.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

**4:** ADC VREF is selected by the ADPREF<0> bit.

# PIC12(L)F1571/2



FIGURE 27-21: IPD BASE, LOW-POWER SLEEP MODE, PIC12LF1571/2 ONLY



FIGURE 27-22: IPD BASE, LOW-POWER SLEEP MODE, PIC12F1571/2 ONLY



FIGURE 27-28: IPD, BROWN-OUT RESET (BOR), BORV = 1, PIC12F1571/2 ONLY



### 28.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 28.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 28.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

### 28.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

### 28.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

### 28.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

### 28.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

### 29.0 PACKAGING INFORMATION

### 29.1 Package Marking Information

8-Lead PDIP (300 mil)

8-Lead SOIC (3.90 mm)





Example



| Legend | : XXX<br>Y<br>YY<br>WW<br>NNN<br>(e3)<br>*  | Customer-specific information<br>Year code (last digit of calendar year)<br>Year code (last 2 digits of calendar year)<br>Week code (week of January 1 is week '01')<br>Alphanumeric traceability code<br>Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn)<br>This package is Pb-free. The Pb-free JEDEC designator (e3)<br>can be found on the outer packaging for this package. |  |
|--------|---|---|--|
| Note:  | In the event the full Microchip part number cannot be marked on one line, it will<br>be carried over to the next line, thus limiting the number of available<br>characters for customer-specific information. |   |  |

# TABLE 29-1:8-LEAD 3x3x0.9 DFN (MF) TOP<br/>MARKING

| Part Number      | Marking       |
|------------------|---------------|
| PIC12F1571-E/MF  | MFY0/YYWW/NNN |
| PIC12F1572-E/MF  | MGA0/YYWW/NNN |
| PIC12F1571-I/MF  | MFZ0          |
| PIC12F1572-I/MF  | MGB0          |
| PIC12LF1571-E/MF | MGC0          |
| PIC12LF1572-E/MF | MGE0          |
| PIC12LF1571-I/MF | MGD0          |
| PIC12LF1572-I/MF | MGF0          |

### TABLE 29-2:8-LEAD 3x3x0.5 UDFN (RF)TOP MARKING

| Part Number      | Marking       |
|------------------|---------------|
| PIC12F1571-E/MF  | MFY0/YYWW/NNN |
| PIC12F1572-E/MF  | MGA0/YYWW/NNN |
| PIC12F1571-I/MF  | MFZ0          |
| PIC12F1572-I/MF  | MGB0          |
| PIC12LF1571-E/MF | MGC0          |
| PIC12LF1572-E/MF | MGE0          |
| PIC12LF1571-I/MF | MGD0          |
| PIC12LF1572-I/MF | MGF0          |

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2