



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	6
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 4x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	8-UDFN Exposed Pad
Supplier Device Package	8-UDFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12f1572-e-rf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC12(L)F1571/2

FIGURE 3-6: ACCESSING THE STACK EXAMPLE 2



FIGURE 3-7: ACCESSING THE STACK EXAMPLE 3



3.6.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address, 0x000, to FSR address, 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

FIGURE 3-10: TRADITIONAL DATA MEMORY MAP



4.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, code protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

Note: The DEBUG bit in the Configuration Words is managed automatically by device development tools, including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

4.2 **Register Definitions: Configuration Words**

U-1 U-1 R/P-1 **R/P-1** U-1 R/P-1 **CLKOUTEN** BOREN<1:0>(1) bit 13 bit 8 R/P-1 R/P-1 R/P-1 R/P-1 U-1 R/P-1 **R/P-1** R/P-1 $\overline{CP}^{(2)}$ MCLRE PWRTF⁽¹⁾ WDTE<1:0> FOSC<1:0> bit 7 bit 0 Legend: R = Readable bit U = Unimplemented bit, read as '1' P = Programmable bit 0' = Bit is cleared n = Value when blank or after bulk erase '1' = Bit is set bit 13-12 Unimplemented: Read as '1' **CLKOUTEN:** Clock Out Enable bit bit 11 1 = Off – CLKOUT function is disabled; I/O or oscillator function on CLKOUT pin 0 = On - CLKOUT function is enabled on CLKOUT pin BOREN<1:0>: Brown-out Reset Enable bits(1) bit 10-9 11 = On- Brown-out Reset is enabled; the SBOREN bit is ignored - Brown-out Reset is enabled while running and disabled in Sleep; the SBOREN bit is ignored 10 = Sleep01 = SBODEN - Brown-out Reset is controlled by the SBOREN bit in the BORCON register - Brown-out Reset is disabled; the SBOREN bit is ignored 00 = OffUnimplemented: Read as '1' bit 8 CP: Flash Program Memory Code Protection bit⁽²⁾ bit 7 1 = Off - Code protection is off; program memory can be read and written 0 = On – Code protection is on; program memory cannot be read or written externally bit 6 MCLRE: MCLR/VPP Pin Function Select bit If LVP bit = 1 (On): This bit is ignored. MCLR/VPP pin function is MCLR; weak pull-up is enabled. If LVP bit = 0 (Off): $1 = On - \overline{MCLR}/VPP$ pin function is \overline{MCLR} ; weak pull-up is enabled 0 = Off - MCLR/VPP pin function is a digital input, MCLR is internally disabled; weak pull-up is under control of pin's WPU control bit **PWRTE:** Power-up Timer Enable bit⁽¹⁾ bit 5 1 = Off - PWRT is disabled 0 = On - PWRT is enabled bit 4-3 WDTE<1:0>: Watchdog Timer Enable bits - WDT is enabled; SWDTEN is ignored 11 = On10 = Sleep WDT is enabled while running and disabled in Sleep; SWDTEN is ignored 01 = SWDTEN – WDT is controlled by the SWDTEN bit in the WDTCON register WDT is disabled; SWDTEN is ignored 00 = Offbit 2 Unimplemented: Read as '1' bit 1-0 FOSC<1:0>: Oscillator Selection bits 11 = ECH - External Clock, High-Power mode: CLKI on CLKI - External Clock, Medium Power mode: CLKI on CLKI 10 = ECM - External Clock, Low-Power mode: CLKI on CLKI 01 = ECL 00 = INTOSC - I/O function on CLKI Note 1: Enabling Brown-out Reset does not automatically enable the Power-up Timer.

REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1

Once enabled, code-protect can only be disabled by bulk erasing the device. 2:

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN	BORFS	_	_			_	BORRDY	62
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	66
STATUS	_	_	_	TO	PD	Z	DC	С	19
WDTCON	_	_	WDTPS<4:0>					SWDTEN	89

TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Legend: — = unimplemented bit, reads as '0'. Shaded cells are not used by Resets.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

TABLE 6-6: SUMMARY OF CONFIGURATION WORD WITH RESETS

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_		_	_	CLKOUTEN	BORE	N<1:0>	_	40
CONFIGI	7:0	CP	MCLRE	PWRTE	WD	TE<1:0>	_	FOSC	<1:0>	42
	13:8	_	_	LVP	DEBUG	LPBOR	BORV	STVREN	PLLEN	12
CONFIGE	7:0	—	_	—	—	_	—	WRT	<1:0>	43

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.



Register Definitions: Watchdog Control 9.6

REGISTER 9	-1: WDIC				REGISTER		B 844 6/5		
U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0		
				WDTPS<4:0>	•		SWDIEN		
Dit /							Dit U		
l egend:									
R = Readable	bit	W = Writable	hit						
u = Reduuble	anged	x = Rit is unkr	nown	U = Unimplem	nented bit read	1 as '0'			
'1' = Bit is set '0' = Bit is cleared -				-n/n = Value a	t POR and BO	R/Value at all o	other Resets		
bit 7-6	Unimplemen	ted: Read as '	0'						
bit 5-1	WDTPS<4:0>	Watchdog Ti	mer Period S	elect bits ⁽¹⁾					
	<u>Bit Value = Pr</u>	Bit Value = Prescale Rate							
	11111 = Re	served; results	in minimum i	nterval (1:32)					
	•								
	•								
	10011 = Re	served; results	in minimum i	nterval (1:32)					
10010 = 1:8388608 (2 ²³) (Interval 256s nominal)									
10001 = 1:4194304 (2 ²²) (Interval 128s nominal)									
	10000 = 1:2	2097152 (2 ²¹) (Interval 64s r	iominal)					
	01111 = 1:1	048576 (2 ²⁰) (Interval 32s r	iominal)					
	01110 = 1.3 01101 = 1.2	24200 (2 ¹³) (II 9621 <i>44</i> (2 ¹⁸) (Ir	iterval 105 m	ninal)					
	01101 = 1.2 01100 = 1.1	.02144 (2) (ll 31072 (2 ¹⁷) (lr	iterval 4s nor	ninal)					
	01011 = 1:6	5536 (Interval	2s nominal) (Reset value)					
	01010 = 1:3	2768 (Interval	1s nominal)	,					
	01001 = 1:1	6384 (Interval	512 ms nomi	nal)					
	01000 = 1:8	192 (Interval 2	56 ms nomin	al)					
	00111 = 1:4	096 (Interval 1	28 ms nomin	al)					
	00110 = 1:2	048 (Interval 6	4 ms nomina 2 ma nomina	l)					
	00101 = 1.1	024 (Interval 16	ms nominal))					
	000100 = 1:3 00011 = 1:2	256 (Interval 8 r	ns nominal)						
	00010 = 1:1	28 (Interval 4 r	ns nominal)						
	00001 = 1:6	64 (Interval 2 m	s nominal)						
	00000 = 1:3	2 (Interval 1 m	s nominal)						
bit 0	SWDTEN: So	oftware Enable/	Disable for V	/atchdog Timer	bit				
	If WDTE<1:0	> = 1x:							
	I his bit is ign	ored.							
	It WDTE<1:0	> = 01:							
	$\perp = WDI ISt$	umed off							
	This bit is ign	<u>~ – 00.</u> ored							



REGISTER 12-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—			IOCA	F<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **IOCAF<5:0>:** Interrupt-On-Change PORTA Flag bits

1 = An enabled change was detected on the associated pin

Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.

0 = No change was detected or the user cleared the detected change

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		_		ANSA4			ANSA<2:0>	•	114
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
IOCAF	—			IOCAF<5:0>					122
IOCAN	—	-			IOCA	N<5:0>			121
IOCAP	—	_		IOCAP<5:0>				121	
TRISA	_	_	TRISA	<5:4>	(1)		TRISA<2:0>	>	113

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Interrupt-On-Change.

Note 1: Unimplemented, read as '1'.

FIGURE 17-2: SINGLE COMPARATOR



17.2 Comparator Control

The comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 register (see Register 17-1) contains control and status bits for the following:

- Enable
- · Output selection
- · Output polarity
- · Speed/power selection
- · Hysteresis enable
- · Output synchronization

The CMxCON1 register (see Register 17-2) contains control bits for the following:

- · Interrupt enable
- Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

17.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

17.2.2 COMPARATOR POSITIVE INPUT SELECTION

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- · CxIN+ analog pin
- DAC1_output
- FVR_buffer2
- Vss

See Section 13.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 16.0 "5-Bit Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

17.2.3 COMPARATOR NEGATIVE INPUT SELECTION

The CxNCH<2:0> bits of the CMxCON0 register direct one of the input sources to the comparator inverting input.

Note: To use CxIN+ and CxIN- pins as analog input, the appropriate bits must be set in the ANSELx register and the corresponding TRISx bits must also be set to disable the output drivers.

17.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- Corresponding TRISx bit must be cleared
- · CxON bit of the CMxCON0 register must be set

The synchronous comparator output signal (CxOUT_sync) is available to the following peripheral(s):

- Analog-to-Digital Converter (ADC)
- Timer1

The asynchronous comparator output signal (CxOUT_async) is available to the following peripheral(s):

- Complementary Waveform Generator (CWG)
 - Note 1: The CxOE bit of the CMxCON0 register overrides the port data latch. Setting the CxON bit of the CMxCON0 register has no impact on the port override.
 - The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

19.5.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

19.5.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-tohigh pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

19.5.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 19-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note: Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.

19.5.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single-pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/ DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/ DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 19-5 for timing details. If the Single-Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 19-6 for timing details.

19.5.5 TIMER1 GATE VALUE STATUS

When Timer1 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

19.5.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

21.1.2.8 Asynchronous Reception Setup

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 21.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSELx bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register, and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

21.1.2.9 9-Bit Address Detection Mode Setup

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH/SPBRGL register pair, and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 21.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSELx bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register, and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- 8. The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.



FIGURE 21-5: ASYNCHRONOUS RECEPTION

21.3 Register Definitions: EUSART Control

REGISTER 21-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0	
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D	
bit 7	1			u			bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit					
u = Bit is unc	hanged	x = Bit is unkr	nown	U = Unimpler	mented bit, read	as '0'		
'1' = Bit is set	t	'0' = Bit is clea	ared	-n/n = Value a	at POR and BO	R/Value at all c	other Resets	
bit 7	CSRC: Clock	Source Select	bit					
	Asynchronous Don't care.	<u>s mode:</u>						
	Synchronous	mode:						
	1 = Master m 0 = Slave mc	node (clock ger ode (clock from	nerated internates our	ally from BRG)				
bit 6	TX9: 9-Bit Tra	ansmit Enable I	oit	00)				
	1 = Selects 9	-bit transmissio	on					
	0 = Selects 8	B-bit transmissio	on					
bit 5	TXEN: Transr	mit Enable bit ⁽¹)					
	1 = Transmit	is enabled						
L:1 4		IS disabled	at h:t					
DIL 4	1 = Synchror		CLDIL					
	0 = Asynchro	onous mode						
bit 3	SENDB: Sen	d Break Chara	cter bit					
	Asynchronous	s mode:						
	1 = Sends Sy	ync Break on n	ext transmiss	ion (cleared by	hardware upon	completion)		
	0 = Sync Bre	mode:	n completed					
	Don't care.	<u>mode.</u>						
bit 2	BRGH: High I	Baud Rate Sel	ect bit					
	Asynchronous	<u>s mode:</u>						
	\perp = High species $0 = 1 \text{ ow speces}$	ea ed						
	Synchronous	mode:						
	Unused in this mode.							
bit 1	TRMT: Transmit Shift Register Status bit							
1 = TSR is empty								
hit O	U = ISK ISTUII							
DILU	bit U IX9D: Ninth bit of Transmit Data							
N. (.)								
Note 1: SF	KEN/CREN over	rides IXEN in	Sync mode.					

21.4.2 AUTO-BAUD OVERFLOW

During the course of Automatic Baud Detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. The overflow condition will set the RCIF flag. The counter continues to count until the fifth rising edge is detected on the RX pin. The RCIDL bit will remain false ('0') until the fifth rising edge, at which time, the RDICL bit will set. If the RCREG is read after the overflow occurs, but before the fifth rising edge, the fifth rising edge will set the RCIF again.

Terminating the auto-baud process early to clear an overflow condition will prevent proper detection of the Sync character fifth rising edge. If any falling edges of the Sync character have not yet occurred when the ABDEN bit is cleared, then those will be falsely detected as Start bits. The following steps are recommended to clear the overflow condition:

- 1. Read RCREG to clear RCIF.
- 2. If RCIDL is zero, then wait for RCIF and repeat Step 1.
- 3. Clear the ABDOVF bit.

21.4.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 21-7), and asynchronously if the device is in Sleep mode (Figure 21-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

21.4.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled, the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times; 13-bit times are recommended for LIN bus or any number of bit times for standard RS-232 devices.

Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

RX/DT Pin TX/CK Pin (SCKP = 0)	bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6	bit	7
TX/CK Pin (SCKP = 1)			
Write to SREN bit			
CREN bit '0'			ʻ0'
RCIF bit (Interrupt) Read RCREG			

FIGURE 21-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

TABLE 21-8:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	186
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
PIE1	TMR1GIE	ADIE	RCIE ⁽¹⁾	TXIE ⁽¹⁾	_	_	TMR2IE	TMR1IE	75
PIR1	TMR1GIF	ADIF	RCIF ⁽¹⁾	TXIF ⁽¹⁾	—	—	TMR2IF	TMR1IF	78
RCREG			EUS	ART Receiv	ve Data Reg	gister			180*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	185
SPBRGL	BRG<7:0>							187*	
SPBRGH	BRG<15:8>						187*		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	184

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master reception.

* Page provides register information.

Note 1: PIC12(L)F1572 only.



PIC12(L)F1571/2

REGISTER 23-4: CWGxDBR: CWGx COMPLEMENTARY WAVEFORM GENERATOR RISING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
	_			CWG x D	BR<5:0>		
bit 7							bit 0
I a manual.							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6	Unimplemented: Read as '0'
bit 5-0	CWGxDBR<5:0>: Complementary Waveform Generator (CWGx) Rising Counts bits
	11 1111 = 63-64 counts of dead band
	11 1110 = 62-63 counts of dead band
	•
	•
	•
	00 0010 = 2-3 counts of dead band
	00 0001 = 1-2 counts of dead band
	00 0000 = 0 counts of dead band

REGISTER 23-5: CWGxDBF: CWGx COMPLEMENTARY WAVEFORM GENERATOR FALLING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			CWGxD	BF<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6 Unimplemented: Read as '0'

bit 5-0 CWGxDBF<5:0>: Complementary Waveform Generator (CWGx) Falling Counts bits

- 11 1111 = 63-64 counts of dead band
- 11 1110 = 62-63 counts of dead band
- •
- 00 0010 = 2-3 counts of dead band
- 00 0001 = 1-2 counts of dead band
- 00 0000 = 0 counts of dead band; dead-band generation is bypassed

PIC12LF1571/2		Standard Operating Conditions (unless otherwise stated)							
PIC12F1571/2									
Param. Device		Min	Truck				Conditions		
No.	Characteristics	MIN.	турт	wax.	Units	VDD	Note		
D018A*		—	2	2.4	mA	3.0	Fosc = 32 MHz, HFINTOSC (Note 3)		
D018A*		_	2.1	2.5	mA	3.0	Fosc = 32 MHz,		
		—	2.2	2.6	mA	5.0	HFINTOSC (Note 3)		
D019A		_	1.7	1.9	mA	3.0	Fosc = 32 MHz, External Clock (ECH), High-Power mode (Note 3)		
D019A		_	1.8	2	mA	3.0	Fosc = 32 MHz,		
		_	1.9	2.3	mA	5.0	External Clock (ECH), High-Power mode (Note 3)		
D019B		-	2.2	5.9	μA	1.8	Fosc = 32 kHz,		
		—	4.3	8.3	μΑ	3.0	External Clock (ECL), Low-Power mode		
D019B		_	12	20	μΑ	2.3	Fosc = 32 kHz,		
		_	15	25	μΑ	3.0	External Clock (ECL),		
		—	17	26	μA	5.0			
D019C			18	25	μA	1.8	Fosc = 500 kHz,		
			30	38	μΑ	3.0	External Clock (ECL), Low-Power mode		
D019C		_	29	40	μA	2.3	Fosc = 500 kHz,		
		_	37	51	μA	3.0	External Clock (ECL),		
		—	42	53	μA	5.0			

	TABLE 26-2:	SUPPLY CURRENT	(IDD) ^(1,2) ((CONTINUED)
--	-------------	----------------	--------------------------	-------------

These parameters are characterized but not tested.

t Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: CLKIN = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: PLL required for 32 MHz operation.

TABLE 26-8: OSCILLATOR PARAMETERS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions	
OS08	HFosc	Internal Calibrated HFINTOSC Frequency ⁽¹⁾	±2%		16.0		MHz	VDD = 3.0V, TA = 25°C (Note 2)	
OS09	LFosc	Internal LFINTOSC Frequency	—		31	I	kHz		
OS10*	Twarm	HFINTOSC Wake-up from Sleep Start-up Time	_		5	15	μS		
		LFINTOSC Wake-up from Sleep Start-up Time	_		0.5		ms		

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

2: See Figure 26-6: "HFINTOSC Frequency Accuracy Over Device VDD and Temperature.





TABLE 26-9:PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 5.5V)

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	8	MHz	
F11	Fsys	On-Chip VCO System Frequency	16	_	32	MHz	
F12	TRC	PLL Start-up Time (Lock Time)	—	-	2	ms	
F13*	ΔCLK	CLKOUT Stability (Jitter)	-0.25%	_	+0.25%	%	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



NOTES: