

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	6
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 4x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	8-VDFN Exposed Pad
Supplier Device Package	8-DFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12lf1571-e-mf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

NOTES:

## 3.2.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

#### 3.2.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1: RETLW INSTRUCTION

constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF CODE	
MOVLW DATA_IN	DEX
call constants	
; THE CONSTANT IS	IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available, so the older table read method must be used.

#### 3.2.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRnH register and reading the matching INDFn register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDFn registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH operator will set bit<7> if a label points to a location in program memory.

## EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constant	S	
DW	DATA0	;First constant
DW	DATA1	;Second constant
DW	DATA2	
DW	DATA3	
my_funct	ion	
; LOT	S OF CODE	
MOVLW	DATA_INDEX	
ADDLW	LOW constants	3
MOVWF	FSR1L	
MOVLW	HIGH constants	;MSb is set
		automatically
MOVWF	FSR1H	
BTFSC	STATUS,C	;carry from ADDLW?
INCF	FSR1H,f	;yes
MOVIW	0[FSR1]	
;THE PRO	GRAM MEMORY IS	S IN W

TABLE 3-10:	SPECIAL FUNCTION REGISTER SUMMARY (	(CONTINUED)
-------------	-------------------------------------	-------------

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets
Bank	27										
D8Ch	—	Unimpleme	nimplemented							—	—
D8Dh	—	Unimpleme	nted							_	_
D8Eh	PWMEN	_	_	_	_	_	PWM3EN_A	PWM2EN_A	PWM1EN_A	000	000
D8Fh	PWMLD	_	_	_	_	_	PWM3LDA_A	PWM2LDA_A	PWM1LDA_A	000	000
D90h	PWMOUT	_	_	_	_	_	PWM3OUT_A	PWM2OUT_A	PWM1OUT_A	000	000
D91h	PWM1PHL		PH<7:0>							XXXX XXXX	uuuu uuuu
D92h	PWM1PHH				ł	PH<15:8>				XXXX XXXX	uuuu uuuu
D93h	PWM1DCL					DC<7:0>				XXXX XXXX	uuuu uuuu
D94h	PWM1DCH				[	DC<15:8>				XXXX XXXX	uuuu uuuu
D95h	PWM1PRL					PR<7:0>				XXXX XXXX	uuuu uuuu
D96h	PWM1PRH				I	PR<15:8>				XXXX XXXX	uuuu uuuu
D97h	PWM10FL		OF<7:0>						XXXX XXXX	uuuu uuuu	
D98h	PWM10FH		OF<15:8>						XXXX XXXX	uuuu uuuu	
D99h	PWM1TMRL		TMR<7:0>						XXXX XXXX	uuuu uuuu	
D9Ah	PWM1TMRH		TMR<15:8>						XXXX XXXX	uuuu uuuu	
D9Bh	PWM1CON	PWM1EN	PWM10E	PWM10UT	PWM1POL	PWM1N	10DE<1:0>	_	_	0000 00	0000 00
D9Ch	PWM1INTE	_	_	_	_	PWM10FIE	PWM1PHIE	PWM1DCIE	PWM1PRIE	000	000
D9Dh	PWM1INTF	_	_	_	_	PWM10FIF	PWM1PHIF	PWM1DCIF	PWM1PRIF	000	000
D9Eh	PWM1CLKCON	_	F	PWM1PS<2:0	)>	_	_	PWM10	CS<1:0>	-000 -000	-00000
D9Fh	PWM1LDCON	PWM1LDA	PWM1LDT	_	_	_	_	PWM1L	DS<1:0>	00000	0000
DA0h	PWM10FCON	_	PWM10	FM<1:0>	PWM10F0	_	_	PWM10	FS<1:0>	-000 -000	-00000
DA1h	PWM2PHL					PH<7:0>				XXXX XXXX	uuuu uuuu
DA2h	PWM2PHH				I	PH<15:8>				XXXX XXXX	uuuu uuuu
DA3h	PWM2DCL					DC<7:0>				XXXX XXXX	uuuu uuuu
DA4h	PWM2DCH				[	DC<15:8>				XXXX XXXX	uuuu uuuu
DA5h	PWM2PRL		 PR<7:0>							XXXX XXXX	uuuu uuuu
DA6h	PWM2PRH		PR<15:8>							XXXX XXXX	uuuu uuuu
DA7h	PWM2OFL		OF<7:0>							XXXX XXXX	uuuu uuuu
DA8h	PWM2OFH		OF<15:8>							XXXX XXXX	uuuu uuuu
DA9h	PWM2TMRL		TMR<7:0>							XXXX XXXX	uuuu uuuu
DAAh	PWM2TMRH		TMR<15:8>				XXXX XXXX	uuuu uuuu			
DABh	PWM2CON	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	PWM2M	10DE<1:0>	_	—	0000 00	0000 00
DACh	PWM2INTE	_	_	_	_	PWM2OFIE	PWM2PHIE	PWM2DCIE	PWM2PRIE	000	000
DADh	PWM2INTF	_	_	_	_	PWM2OFIF	PWM2PHIF	PWM2DCIF	PWM2PRIF	000	000
DAEh	PWM2CLKCON	—	F	PWM2PS<2:0	)>	_	—	PWM20	CS<1:0>	-000 -000	-00000
DAFh	PWM2LDCON	PWM2LDA	PWM2LDT	_	_	_	_	PWM2L	DS<1:0>	00000	0000

Legend: x = unknown; u = unchanged; q = value depends on condition; - = unimplemented; r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC12F1571/2 only.

2: PIC12(L)F1572 only.

3: Unimplemented, read as '1'.

#### 3.6.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address, 0x000, to FSR address, 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

FIGURE 3-10: TRADITIONAL DATA MEMORY MAP



## 5.5 Register Definitions: Oscillator Control

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
SPLLEN		IRCF	<3:0>		—	SCS	<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit				
u = Bit is unch	anged	x = Bit is unk	nown	U = Unimpler	mented bit, read	d as '0'	
'1' = Bit is set		'0' = Bit is cle	ared	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
bit 7	<b>SPLLEN:</b> So <u>If PLLEN in C</u> SPLLEN bit i <u>If PLLEN in C</u> 1 = 4x PLL I 0 = 4x PLL i	ftware PLL Ena Configuration W s ignored. 4x P Configuration W s enabled s disabled	able bit /ords = 1: 'LL is always e /ords = 0:	enabled (subjec	t to oscillator re	equirements).	
bit 6-3 <b>IRCF&lt;3:0&gt;:</b> Internal Oscillator Frequency Select bits 1111 = 16 MHz HF 1110 = 8 MHz or 32 MHz HF (see Section 5.2.2.1 "HFINTOSC") 1101 = 4 MHz HF 1100 = 2 MHz HF 1010 = 2 MHz HF 1011 = 1 MHz HF 1010 = 500 kHz HF <sup>(1)</sup> 1001 = 250 kHz HF <sup>(1)</sup> 1000 = 125 kHz HF <sup>(1)</sup> 0111 = 500 kHz MF (default upon Reset) 0110 = 250 kHz MF 0101 = 125 kHz MF 0101 = 31.25 kHz MF							
bit 2	Unimplemented: Read as '0'						
bit 1-0	SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Timer1 oscillator 00 = Clock determined by FOSC<1:0> in Configuration Words						

### REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

**Note 1:** Duplicate frequency derived from HFINTOSC.

## 7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to **Section 8.0 "Power-Down Mode** (Sleep)" for more details.

## 7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION\_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

## 7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

#### REGISTER 15-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit				
u = Bit is uncha	anged	x = Bit is unkn	own	U = Unimpler	nented bit, read	d as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BC	R/Value at all o	other Resets

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result.

#### **REGISTER 15-5:** ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRE    | S<1:0>  | —       | —       | —       | —       | —       | —       |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6 **ADRES<1:0>**: ADC Result Register bits Lower two bits of 10-bit conversion result.

bit 5-0 **Reserved**: Do not use

## 16.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACxCON1 register.

The DAC output voltage can be determined by using Equation 16-1.

## 16.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in Table 26-16.

## 16.3 DAC Voltage Reference Output

The unbuffered DAC voltage can be output to the DACxOUTn pin(s) by setting the respective DACOEn bit(s) of the DACxCON0 register. Selecting the DAC reference voltage for output on either DACxOUTn pin automatically overrides the digital output buffer, the weak pull-up and digital input threshold detector functions of that pin.

## EQUATION 16-1: DAC OUTPUT VOLTAGE

<u>IF DACEN = 1</u>

$$DACx_output = \left( (VSOURCE+ - VSOURCE-) \times \frac{DACR[4:0]}{2^5} \right) + VSOURCE-$$

Note: See the DACxCON0 register for the available VSOURCE+ and VSOURCE- selections.

Reading the DACxOUTn pin when it has been configured for DAC reference voltage output will always return a '0'.

**Note:** The unbuffered DAC output (DACxOUTn) is not intended to drive an external load.

## 16.4 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACxCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

## 16.5 Effects of a Reset

A device Reset affects the following:

- DACx is disabled.
- DACx output voltage is removed from the DACxOUTn pin(s).
- The DACR<4:0> range select bits are cleared.

## 17.8 Register Definitions: Comparator Control

## REGISTER 17-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	
CxON	CxOUT	CxOE	CxPOL	—	CxSP	CxHYS	CxSYNC	
bit 7				·			bit 0	
Legend:								
R = Readable	bit	W = Writable I	oit					
u = Bit is uncha	anged	x = Bit is unkn	own	U = Unimpler	nented bit, read	d as '0'		
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BO	R/Value at all o	other Resets	
bit 7	<b>CxON:</b> Comp 1 = Comparat 0 = Comparat	arator Enable t tor is enabled tor is disabled a	bit and consumes	no active pow	er			
bit 6	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
bit 5	<b>CxOE:</b> Comp 1 = CxOUT is	arator Output E s present on the	Enable bit e CxOUT pin; r	requires that the	e associated TF	RISx bit be clea	ared to actually	
	drive the 0 = CxOUT is	pin, not affecte s internal only	d by CxON					
bit 4	<b>CxPOL:</b> Com 1 = Comparat	parator Output tor output is inv	Polarity Select erted	et bit				
bit 3	Unimplemen	ted: Read as '	)'					
bit 2	CxSP: Comp	arator Speed/P	ower Select b	it				
	1 = Comparator mode is in Normal Power, Higher Speed mode 0 = Comparator mode is in Low-Power, Low-Speed mode							
bit 1	<b>CxHYS:</b> Comparator Hysteresis Enable bit 1 = Comparator hysteresis is enabled 0 = Comparator hysteresis is disabled							
bit 0	CxSYNC: Co 1 = Compara output up 0 = Compara	mparator Outpu itor output to T odated on the fa itor output to Ti	ut Synchronou imer1 and I/C alling edge of mer1 and I/O	is Mode bit ) pin is synchro Timer1 clock so pin is asynchro	onous to chang ource nous	ges on Timer1	clock source;	

## 19.8 Register Definitions: Timer1 Control

## REGISTER 19-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u	U-0	R/W-0/u
TMR1C	S<1:0>	T1CKPS<1:0>		—	T1SYNC	_	TMR10N
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6	TMR1CS<1:0>: Timer1 Clock Source Select bits					
	11 = Timer1 clock source is the LFINTOSC					
	10 = Timer1 clock source is the T1CKI pin (on the rising edge)					
	01 = Timer1 clock source is the system clock (Fosc)					
	00 = Timer1 clock source is the instruction clock (Fosc/4)					
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits					
	11 = 1:8 Prescale value					
	10 = 1:4 Prescale value					
	01 = 1:2 Prescale value					
	00 = 1:1 Prescale value					
bit 3	Unimplemented: Read as '0'					
bit 2	T1SYNC: Timer1 Synchronization Control bit					
	1 = Does not synchronize the asynchronous clock input					
	0 = Synchronizes the asynchronous clock input with the system clock (Fosc)					
bit 1	Unimplemented: Read as '0'					
bit 0	TMR1ON: Timer1 On bit					
	1 = Enables Timer1					
	0 = Stops Timer1 and clears Timer1 gate flip-flop					

# PIC12(L)F1571/2

#### FIGURE 22-2: LOAD TRIGGER BLOCK DIAGRAM



## 22.1 Fundamental Operation

The PWM module produces a 16-bit resolution pulse-width modulated output.

Each PWM module has an independent timer driven by a selection of clock sources determined by the PWMxCLKCON register (Register 22-4). The timer value is compared to event count registers to generate the various events of a the PWM waveform, such as the period and duty cycle. For a block diagram describing the clock sources, refer to Figure 22-3.

Each PWM module can be enabled individually using the EN bit of the PWMxCON register, or several PWM modules can be enabled simultaneously using the mirror bits of the PWMEN register.

The current state of the PWM output can be read using the OUT bit of the PWMxCON register. In some modes, this bit can be set and cleared by software, giving additional software control over the PWM waveform. This bit is synchronized to Fosc/4 and therefore, does not change in real time with respect to the PWM\_clock.

Note: If PWM\_clock > Fosc/4, the OUT bit may not accurately represent the output state of the PWM.

## FIGURE 22-3:

PWM CLOCK SOURCE BLOCK DIAGRAM



## 22.1.1 PWMx PIN CONFIGURATION

All PWM outputs are multiplexed with the PORT data latch, so the pins must also be configured as outputs by clearing the associated PORT TRISx bits.

The slew rate feature may be configured to optimize the rate to be used in conjunction with the PWM outputs. High-speed output switching is attained by clearing the associated PORT SLRCONx bits.

The PWM outputs can be configured to be open-drain outputs by setting the associated PORT ODCONx bits.

#### 22.1.2 PWMx Output Polarity

The output polarity is inverted by setting the POL bit of the PWMxCON register. The polarity control affects the PWM output even when the module is not enabled.

# PIC12(L)F1571/2

U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	
	—	—	_	OFIF	PHIF	DCIF	PRIF	
bit 7							bit 0	
Legend:	Legend:							
HC = Hardware	HC = Hardware Clearable bit HS = Hardware Settable bit							
R = Readable	bit	W = Writable	oit	U = Unimplem	nented bit, read	l as '0'		
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	t POR and BO	R/Value at all o	other Resets	
bit 7-4	Unimplement	ed: Read as '0	,					
bit 3	OFIF: Offset In	nterrupt Flag bit	(1)					
	1 = Offset mat	tch event occur	red					
	0 = Offset mat	tch event did no	ot occur					
bit 2	PHIF: Phase I	nterrupt Flag bi	t <sup>(1)</sup>					
	1 = Phase ma	tch event occu	rred					
hit 1			or occur na hit(1)					
DILI	1 = Duty cycle	match event of						
	0 = Duty cycle	e match event of	lid not occur					
bit 0	PRIF: Period I	nterrupt Flag bi	t(1)					
	1 = Period ma	tch event occu	rred					
	0 = Period ma	atch event did n	ot occur					

#### REGISTER 22-3: PWMxINTF: PWMx INTERRUPT REQUEST REGISTER

Note 1: Bit is forced clear by hardware while module is disabled (EN = 0).

### REGISTER 22-4: PWMxCLKCON: PWMx CLOCK CONTROL REGISTER

U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
		PS<2:0>		_	_	CS<	:1:0>
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit				
u = Bit is u	nchanged	x = Bit is unkr	nown	U = Unimplem	ented bit, read	as '0'	
'1' = Bit is s	set	'0' = Bit is clea	ared	-n/n = Value a	t POR and BO	R/Value at all c	other Resets
bit 7	Unimpleme	nted: Read as '	כי				
bit 6-4	PS<2:0>: Clock Source Prescaler Select bits						
			h 400				

	111 = Divides clock source by 128
	110 = Divides clock source by 64
	101 = Divides clock source by 32
	100 = Divides clock source by 16
	011 = Divides clock source by 8
	010 = Divides clock source by 4
	001 = Divides clock source by 2
	000 = No prescaler
bit 3-2	Unimplemented: Read as '0'
bit 1-0	CS<1:0>: Clock Source Select bits
	11 = Reserved
	10 = LFINTOSC (continues to operate during Sleep)

01 = HFINTOSC (continues to operate during Sleep)

00 = FOSC

#### REGISTER 22-6: PWMxOFCON: PWMx OFFSET TRIGGER SOURCE SELECT REGISTER

U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
	OFM<1:0>		OFO <sup>(1)</sup>	—	—	OFS	<1:0>
bit 7 bi							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7	Unimplemented: Read as '0'
bit 6-5	OFM<1:0>: Offset Mode Select bits
	11 = Continuous Slave Run mode with immediate Reset and synchronized start when the selected offset trigger occurs
	<ul> <li>10 = One-Shot Slave Run mode with synchronized start when the selected offset trigger occurs</li> <li>01 = Independent Slave Run mode with synchronized start when the selected offset trigger occurs</li> <li>00 = Independent Run mode</li> </ul>
bit 4	<b>OFO:</b> Offset Match Output Control bit <sup>(1)</sup>
	If MODE<1:0> = 11 (PWM Center-Aligned mode): 1 = OFx_match occurs on counter match when counter decrementing, (second match) 0 = OFx_match occurs on counter match when counter incrementing, (first match)
	If MODE<1:0> = 00, 01 or 10 (all other modes): Bit is ignored.
bit 3-2	Unimplemented: Read as '0'
bit 1-0	OFS<1:0>: Offset Trigger Source Select bits
	$11 = OF3\_match^{(1)}$ $10 = OF2\_match^{(1)}$ $01 = OF1\_match^{(1)}$ 00 = Reserved

**Note 1:** The OFx\_match corresponding to the PWM used becomes reserved.

## 26.4 AC Characteristics

Timing Parameter Symbology has been created with one of the following formats:

1. TppS2ppS

2. TppS

-				
1				
F	Frequency	Т	Time	
Lowerc	case letters (pp) and their meanings:			
рр				
СС	CCP1	osc	CLKIN	
ck	CLKOUT	rd	RD	
CS	CS	rw	RD or WR	
di	SDIx	sc	SCKx	
do	SDO	SS	SS	
dt	Data in	tO	TOCKI	
io	I/O PORT	t1	T1CKI	
mc	MCLR	wr	WR	
Upperc	case letters and their meanings:			
S				
F	Fall	Р	Period	
н	High	R	Rise	
I	Invalid (High-impedance)	V	Valid	
L	Low	Z	High-impedance	

### FIGURE 26-4: LOAD CONDITIONS



NOTES:

## 29.0 PACKAGING INFORMATION

## 29.1 Package Marking Information

8-Lead PDIP (300 mil)

8-Lead SOIC (3.90 mm)





Example



Legend	: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the even be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

# TABLE 29-1:8-LEAD 3x3x0.9 DFN (MF) TOP<br/>MARKING

Part Number	Marking
PIC12F1571-E/MF	MFY0/YYWW/NNN
PIC12F1572-E/MF	MGA0/YYWW/NNN
PIC12F1571-I/MF	MFZ0
PIC12F1572-I/MF	MGB0
PIC12LF1571-E/MF	MGC0
PIC12LF1572-E/MF	MGE0
PIC12LF1571-I/MF	MGD0
PIC12LF1572-I/MF	MGF0

## TABLE 29-2:8-LEAD 3x3x0.5 UDFN (RF)TOP MARKING

Part Number	Marking
PIC12F1571-E/MF	MFY0/YYWW/NNN
PIC12F1572-E/MF	MGA0/YYWW/NNN
PIC12F1571-I/MF	MFZ0
PIC12F1572-I/MF	MGB0
PIC12LF1571-E/MF	MGC0
PIC12LF1572-E/MF	MGE0
PIC12LF1571-I/MF	MGD0
PIC12LF1572-I/MF	MGF0

## 8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (RF) - 3x3x0.50 mm Body [UDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	<b>IILLIMETER</b>	S		
Dimension	Limits	MIN	NOM	MAX	
Number of Terminals	Ν		8		
Pitch	е		0.65 BSC		
Overall Height	А	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.065 REF			
Overall Width	E		3.00 BSC		
Exposed Pad Width	E2	2 1.40 1.50 1.6			
Overall Length	D		3.00 BSC		
Exposed Pad Length	D2	2.20	2.30	2.40	
Terminal Width	b	0.25	0.30	0.35	
Terminal Length	L	0.35	0.45	0.55	
Terminal-to-Exposed-Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-254A Sheet 2 of 2