

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

EXF

| Product Status | Active |
|----------------------------|----------------------------------------------------------------------------|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 6 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 4x10b; D/A 1x5b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) |
| Supplier Device Package | 8-MSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic12lf1571-e-ms |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

10.5 Write Verify

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



REGISTER 10-3: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|------------------|---------|-------------------|---------|----------------|------------------|------------------|-------------|
| | | | PMAD | R<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable I | bit | W = Writable I | bit | | | | |
| u = Bit is uncha | anged | x = Bit is unkn | iown | U = Unimplen | nented bit, read | as '0' | |
| '1' = Bit is set | | '0' = Bit is clea | ared | -n/n = Value a | at POR and BO | R/Value at all o | ther Resets |

bit 7-0

PMADR<7:0>: Specifies Least Significant bits for Program Memory Address bits

REGISTER 10-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

| U-1 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-------|---------|---------|---------|------------|---------|---------|---------|
| (1) | | | | PMADR<14:8 | }> | | |
| bit 7 | | | | | | | bit 0 |

Legend:R = Readable bitW = Writable bitu = Bit is unchangedx = Bit is unknown'1' = Bit is set'0' = Bit is cleared-n/n = Value at POR and BOR/Value at all other Resets

bit 7 Unimplemented: Read as '1'⁽¹⁾

bit 6-0 PMADR<14:8>: Specifies the Most Significant bits for Program Memory Address bits

Note 1: Unimplemented, read as '1'.

11.3 PORTA Registers

11.3.1 DATA REGISTER

PORTA is a 6-bit wide, bidirectional port. The corresponding Data Direction register is TRISA (Register 11-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input-only and its TRISA bit will always read as '1'. Example 11-1 shows how to initialize an I/O port.

Reading the PORTA register (Register 11-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are Read-Modify-Write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the Port Data Latch (LATA).

11.3.2 DIRECTION CONTROL

The TRISA register (Register 11-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

11.3.3 OPEN-DRAIN CONTROL

The ODCONA register (Register 11-7) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONA bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONA bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

11.3.4 SLEW RATE CONTROL

The SLRCONA register (Register 11-8) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONA bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONA bit is cleared, the corresponding port pin drive slews at the maximum rate possible.

11.3.5 INPUT THRESHOLD CONTROL

The INLVLA register (Register 11-9) controls the input voltage threshold for each of the available PORTA input pins. A selection between the Schmitt Trigger CMOS or the TTL compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTA register and also the level at which an Interrupt-On-Change occurs, if that feature is enabled. See **Section 26.3 "DC Characteristics"** for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

11.3.6 ANALOG CONTROL

The ANSELA register (Register 11-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with TRIS clear and ANSELA set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing Read-Modify-Write instructions on the affected port.

Note: The ANSELA bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSELA bits must be initialized to '0' by user software.

EXAMPLE 11-1: INITIALIZING PORTA

| BANKSEL | PORTA | ; |
|---------|-------------|------------------------|
| CLRF | PORTA | ;Init PORTA |
| BANKSEL | LATA | ;Data Latch |
| CLRF | LATA | ; |
| BANKSEL | ANSELA | ; |
| CLRF | ANSELA | ;digital I/O |
| BANKSEL | TRISA | ; |
| MOVLW | B'00111000' | ;Set RA<5:3> as inputs |
| MOVWF | TRISA | ;and set RA<2:0> as |
| | | ;outputs |
| | | |

| ADC Clock Period (TAD) | | Device Frequency (Fosc) | | | | | | | |
|------------------------|-----------|-------------------------|------------|------------|------------|------------|--|--|--|
| ADC Clock Source | ADCS<2:0> | 20 MHz | 16 MHz | 8 MHz | 4 MHz | 1 MHz | | | |
| Fosc/2 | 000 | 100 ns | 125 ns | 250 ns | 500 ns | 2.0 μs | | | |
| Fosc/4 | 100 | 200 ns | 250 ns | 500 ns | 1.0 μs | 4.0 μs | | | |
| Fosc/8 | 001 | 400 ns | 500 ns | 1.0 μs | 2.0 μs | 8.0 μs | | | |
| Fosc/16 | 101 | 800 ns | 1.0 μs | 2.0 μs | 4.0 μs | 16.0 μs | | | |
| Fosc/32 | 010 | 1.6 μs | 2.0 μs | 4.0 μs | 8.0 μs | 32.0 μs | | | |
| Fosc/64 | 110 | 3.2 μs | 4.0 μs | 8.0 μs | 16.0 μs | 64.0 μs | | | |
| FRC | x11 | 1.0-6.0 μs | 1.0-6.0 μs | 1.0-6.0 μs | 1.0-6.0 μs | 1.0-6.0 μs | | | |

TABLE 15-1: ADC CLOCK PERIOD (TAD) VS. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.

Note: The TAD period when using the FRC clock source can fall within a specified range (see TAD parameter). The TAD period when using the FOSC-based clock source can be configured for a more precise TAD period. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.



FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES

19.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit Timer/Counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow

- Wake-up on overflow (external clock, Asynchronous mode only)
- ADC auto-conversion trigger(s)
- Selectable gate source polarity
- Gate Toggle mode
- · Gate Single-Pulse mode
- Gate value status
- Gate event interrupt
- Figure 19-1 is a block diagram of the Timer1 module.



FIGURE 19-1: TIMER1 BLOCK DIAGRAM

21.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer, independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- · 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 21-1 and Figure 21-2.

FIGURE 21-1: EUSART TRANSMIT BLOCK DIAGRAM



| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|------------------------------|-------|---------------------|---------------------|-------|--------|--------|--------|---------------------|
| BAUDCON | ABDOVF | RCIDL | — | SCKP | BRG16 | — | WUE | ABDEN | 186 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 74 |
| PIE1 | TMR1GIE | ADIE | RCIE ⁽¹⁾ | TXIE ⁽¹⁾ | _ | _ | TMR2IE | TMR1IE | 75 |
| PIR1 | TMR1GIF | ADIF | RCIF ⁽¹⁾ | TXIF ⁽¹⁾ | _ | _ | TMR2IF | TMR1IF | 78 |
| RCREG | EUSART Receive Data Register | | | | | | 180* | | |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 185* |
| SPBRGL | BRG<7:0> | | | | | | 187* | | |
| SPBRGH | BRG<15:8> | | | | | | 187* | | |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 184 |

TABLE 21-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous reception. * Page provides register information.

Note 1: PIC12(L)F1572 only.

21.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the Internal Oscillator Block (INTOSC) output. However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate.

The Auto-Baud Detect feature (see **Section 21.4.1** "**Auto-Baud Detect**") can be used to compensate for changes in the INTOSC frequency.

There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R-0/0 | R-0/0 | R-0/0 | |
|-----------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------|---------------------------------------------------------|-----------------------------------|--------------------------------------|----------------------------------|--------------------------|--|
| SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writable | bit | | | | | |
| u = Bit is unch | nanged | x = Bit is unki | nown | U = Unimple | mented bit, read | l as '0' | | |
| '1' = Bit is set | | 0' = Bit is cle | ared | -n/n = Value | at POR and BO | R/Value at all o | ther Resets | |
| hit 7 | SPEN: Serial | Port Enable bi | it | | | | | |
| | 1 = Serial po | rt is enabled (c | configures RX | DT and TX/Cl | ζ pins as serial ι | oort pins) | | |
| | 0 = Serial po | rt is disabled (I | neld in Reset) | | | , | | |
| bit 6 | RX9: 9-Bit Re | eceive Enable I | oit | | | | | |
| | 1 = Selects 9 0 = Selects 8 | -bit reception -bit reception | | | | | | |
| bit 5 | SREN: Single | e Receive Enal | ole bit | | | | | |
| | Asynchronou: Don't care. | <u>s mode:</u> | | | | | | |
| | Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after recention is complete | | | | | | | |
| | Synchronous | mode – Slave | <u>.</u> | | | | | |
| bit 4 | CREN: Conti | nuous Receive | Enable bit | | | | | |
| | Asynchronous 1 = Enables 0 = Disables | <u>s mode:</u> receiver receiver | | | | | | |
| Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive | | | | | | EN) | | |
| bit 3 | ADDEN: Add | ress Detect Er | able bit | | | | | |
| | Asynchronous 1 = Enables 0 = Disables | <u>s mode 9-bit (F</u> address detect address detec | R <u>X9 = 1):</u> tion, enables i tion, all bytes | nterrupt and lo are received a | ads the receive and ninth bit can | buffer when RS be used as par | SR<8> is set rity bit | |
| | Asynchronous Don't care. | s mode 8-bit (F | RX9 = 0): | | | | | |
| bit 2 | FERR: Frami | ng Error bit | | | | | | |
| | 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error | | | | | | | |
| bit 1 | OERR: Overr | run Error bit | | | | | | |
| | 1 = Overrun 0 = No overr | error (can be c un error | leared by clea | aring bit, CREN | 4) | | | |
| bit 0 | RX9D: Ninth | Bit of Received | d Data bit | | | | | |
| | This can be a | ddress/data bi | t or a parity bi | t and must be | calculated by us | ser firmware. | | |

REGISTER 21-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

21.5.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 21.5.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore, the receiver is never Idle
- · SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 21.5.2.4 Synchronous Slave Reception Setup
- 1. Set the SYNC and SPEN bits, and clear the CSRC bit.
- 2. Clear the ANSELx bit for both the CK and DT pins (if applicable).
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register, and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

TABLE 21-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION RECEPTION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|------------------------------|-------|---------------------|---------------------|-------|--------|--------|--------|---------------------|
| BAUDCON | ABDOVF | RCIDL | | SCKP | BRG16 | — | WUE | ABDEN | 186 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 74 |
| PIE1 | TMR1GIE | ADIE | RCIE ⁽¹⁾ | TXIE ⁽¹⁾ | _ | — | TMR2IE | TMR1IE | 75 |
| PIR1 | TMR1GIF | ADIF | RCIF ⁽¹⁾ | TXIF ⁽¹⁾ | _ | — | TMR2IF | TMR1IF | 78 |
| RCREG | EUSART Receive Data Register | | | | | | 180* | | |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 185 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 184 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous slave reception. * Page provides register information.

Note 1: PIC12(L)F1572 only.

22.0 16-BIT PULSE-WIDTH MODULATION (PWM) MODULE

The Pulse-Width Modulation (PWM) module generates a pulse-width modulated signal determined by the phase, duty cycle, period and offset event counts that are contained in the following registers:

- PWMxPH register
- PWMxDC register
- PWMxPR register
- PWMxOF register

Figure 22-1 shows a simplified block diagram of the PWM operation.

Each PWM module has four modes of operation:

- Standard
- Set On Match
- Toggle On Match
- · Center-Aligned

For a more detailed description of each PWM mode, refer to **Section 22.2** "**PWM Modes**".

Each PWM module has four Offset modes:

- Independent Run
- Slave Run with Synchronous Start
- · One-Shot Slave with Synchronous Start
- Continuous Run Slave with Synchronous Start and Timer Reset

Using the Offset modes, each PWM module can offset its waveform relative to any other PWM module in the same device. For a more detailed description of the Offset modes, refer to **Section 22.3 "Offset Modes"**.

Every PWM module has a configurable reload operation to ensure all event count buffers change at the end of a period, thereby avoiding signal glitches. Figure 22-2 shows a simplified block diagram of the reload operation. For a more detailed description of the reload operation, refer to **Section 22.4 "Reload Operation"**.



Note 1: A PWM module cannot trigger from its own offset match event. The input corresponding to a PWM module's own offset match is reserved.

FIGURE 22-1: 16-BIT PWM BLOCK DIAGRAM

PIC12(L)F1571/2

| BCF | Bit Clear f |
|------------------|---------------------------------------------------------------------|
| Syntax: | [<i>label</i>]BCF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $0 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is cleared. |

| BTFSC | Bit Test f, Skip if Clear |
|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax: | [label] BTFSC f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | skip if (f) = 0 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction. |

| BRA | Relative Branch |
|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax: | [<i>label</i>]BRA label [<i>label</i>]BRA \$+k |
| Operands: | -256 \leq label - PC + 1 \leq 255 -256 \leq k \leq 255 |
| Operation: | $(PC) + 1 + k \rightarrow PC$ |
| Status Affected: | None |
| Description: | Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruction. This branch has a limited range. |

| BTFSS | Bit Test f, Skip if Set |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax: | [label]BTFSS f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$ |
| Operation: | skip if (f) = 1 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. |

BRWRelative Branch with WSyntax:[label] BRWOperands:None

| Operation: | $(PC) + (W) \rightarrow PC$ |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Status Affected: | None |
| Description: | Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be $PC + 1 + (W)$. This instruction is a 2-cycle instruc- tion. |

| BSF | Bit Set f |
|------------------|---------------------------------------------------------------------|
| Syntax: | [<i>label</i>] BSF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $1 \rightarrow (f \le b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |

| RRF | Rotate Right f through Carry |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax: | [<i>label</i>] RRF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | See description below |
| Status Affected: | С |
| Description: | The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. |
| | C Register f |

| SUBLW | Subtract W from literal | |
|------------------|------------------------------------------------------------------------------------------------------------------------------------|--|
| Syntax: | [<i>label</i>] SUBLW k | |
| Operands: | $0 \leq k \leq 255$ | |
| Operation: | $k - (W) \to (W)$ | |
| Status Affected: | C, DC, Z | |
| Description: | The W register is subtracted (2's com- plement method) from the 8-bit literal 'k'. The result is placed in the W regis- ter. | |
| | C = 0 W > k | |
| | $C = 1$ $W \le k$ | |
| | DC = 0 W<3:0> > k<3:0> | |
| | DC = 1 W<3:0> ≤ k<3:0> | |

| SLEEP | Enter Sleep mode |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax: | [label] SLEEP |
| Operands: | None |
| Operation: | $\begin{array}{l} \text{O0h} \rightarrow \text{WDT}, \\ 0 \rightarrow \underline{\text{WDT}} \text{ prescaler}, \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$ |
| Status Affected: | TO, PD |
| Description: | The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its pres- caler are cleared. The processor is put into Sleep mode with the oscillator stopped. |

| SUBWF | Subtract W from f |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax: | [<i>label</i>] SUBWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | (f) - (W) \rightarrow (destination) |
| Status Affected: | C, DC, Z |
| Description: | Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f. |
| | C = 0 W > f |
| | |

| C = 0 | VV > f |
|--------------|---------------------------|
| C = 1 | $W \leq f$ |
| DC = 0 | W<3:0> > f<3:0> |
| DC = 1 | $W < 3:0 > \le f < 3:0 >$ |

| SUBWFB | Subtract W from f with Borrow |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Syntax: | SUBWFB f {,d} |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | $(f) - (W) - (\overline{B}) \rightarrow dest$ |
| Status Affected: | C, DC, Z |
| Description: | Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'. |

| PIC12LF | 1571/2 | Stand | ard Ope | erating C | Condition | s (unles | ss otherwise stated) |
|---------|-----------------|-------|---------|-----------|-----------|----------|--------------------------------------------|
| PIC12F1 | 571/2 | | | | | | |
| Param. | Device | | | | | | Conditions |
| No. | Characteristics | Min. | турт | мах. | Units | VDD | Note |
| D013 | | _ | 35 | 44 | μA | 1.8 | Fosc = 1 MHz, |
| | | — | 60 | 69 | μA | 3.0 | External Clock (ECM), Medium Power mode |
| D013 | | _ | 68 | 93 | μA | 2.3 | Fosc = 1 MHz, |
| | | | 91 | 120 | μA | 3.0 | External Clock (ECM), |
| | | | 131 | 160 | μA | 5.0 | Mealum Power mode |
| D014 | | — | 116 | 132 | μA | 1.8 | Fosc = 4 MHz, |
| | | _ | 203 | 233 | μΑ | 3.0 | External Clock (ECM), Medium Power mode |
| D014 | | _ | 174 | 221 | μA | 2.3 | Fosc = 4 MHz, |
| | | | 234 | 286 | μA | 3.0 | External Clock (ECM), |
| | | _ | 299 | 374 | μA | 5.0 | Niedium Power mode |
| D015 | | — | 5.5 | 11 | μA | 1.8 | Fosc = 31 kHz, |
| | | _ | 7.3 | 12 | μA | 3.0 | LFINTOSC, -40°C ≤ Ta ≤ +85°C |
| D015 | | _ | 13 | 21 | μA | 2.3 | Fosc = 31 kHz, |
| | | | 15 | 24 | μA | 3.0 | LFINTOSC, |
| | | — | 17 | 25 | μA | 5.0 | -40 C \leq IA \leq +05 C |
| D016 | | _ | 111 | 151 | μA | 1.8 | Fosc = 500 kHz, |
| | | _ | 133 | 176 | μA | 3.0 | MFINTOSC |
| D016 | | | 144 | 209 | μA | 2.3 | Fosc = 500 kHz, |
| | | | 162 | 237 | μA | 3.0 | MFINTOSC |
| | | | 216 | 288 | μA | 5.0 | |
| D017* | | | 0.5 | 0.6 | mA | 1.8 | Fosc = 8 MHz, |
| | | _ | 0.7 | 0.9 | mA | 3.0 | HFINTOSC |
| D017* | | | 0.6 | 0.8 | mA | 2.3 | Fosc = 8 MHz, |
| | | _ | 0.8 | 0.9 | mA | 3.0 | HFINTOSC |
| | | | 0.9 | 1.0 | mA | 5.0 | |
| D018 | | | 0.7 | 0.8 | mA | 1.8 | Fosc = 16 MHz, |
| | | | 1.1 | 1.2 | mA | 3.0 | HFINTOSC |
| D018 | | _ | 0.9 | 1.1 | mA | 2.3 | Fosc = 16 MHz, |
| | | | 1.1 | 1.3 | mA | 3.0 | HFINTOSC |
| | | — | 1.3 | 1.5 | mA | 5.0 | |

TABLE 26-2: SUPPLY CURRENT (IDD)^(1,2)

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: CLKIN = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- **3:** PLL required for 32 MHz operation.





| TABLE 26-10: | CLKOUT | AND I/O | TIMING | PARAMETERS |
|--------------|--------|---------|--------|------------|
|--------------|--------|---------|--------|------------|

| Standar | d Operating | Conditions (unless otherwise stated) | | | | | |
|---------------|-------------|---------------------------------------------------------------|---------------|----------|----------|-------|------------------------------------------------------------------------------|
| Param. No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions |
| OS11 | TosH2ckL | Fosc↑ to CLKOUT↓ ⁽¹⁾ | _ | _ | 70 | ns | $3.3V \le V\text{DD} \le 5.0V$ |
| OS12 | TosH2ckH | Fosc↑ to CLKOUT↑ ⁽¹⁾ | — | - | 72 | ns | $3.3V \le V\text{DD} \le 5.0V$ |
| OS13 | TckL2ioV | CLKOUT↓ to Port Out Valid ⁽¹⁾ | — | _ | 20 | ns | |
| OS14 | TioV2ckH | Port Input Valid Before CLKOUT ⁽¹⁾ | Tosc + 200 ns | - | _ | ns | |
| OS15 | TosH2ioV | Fosc↑ (Q1 cycle) to Port Out Valid | — | 50 | 70* | ns | $3.3V \leq V\text{DD} \leq 5.0V$ |
| OS16 | TosH2iol | Fosc↑ (Q2 cycle) to Port Input Invalid (I/O in setup time) | 50 | — | — | ns | $3.3V \le V\text{DD} \le 5.0V$ |
| OS17 | TioV2osH | Port Input Valid to Fosc↑ (Q2 cycle) (I/O in setup time) | 20 | - | — | ns | |
| OS18* | TioR | Port Output Rise Time | | 40 15 | 72 32 | ns | $\begin{array}{l} VDD = 1.8V,\\ 3.3V \leq VDD \leq 5.0V \end{array}$ |
| OS19* | TioF | Port Output Fall Time | | 28 15 | 55 30 | ns | $\begin{array}{l} VDD \mbox{ = } 1.8V, \\ 3.3V \le VDD \le 5.0V \end{array}$ |
| OS20* | Tinp | INT Pin Input High or Low Time | 25 | _ | _ | ns | |
| OS21* | Tioc | Interrupt-On-Change New Input Level Time | 25 | | _ | ns | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated.

Note 1: Measurements are taken in EXTRC mode where CLKOUT output is 4 x Tosc.

FIGURE 26-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



|--|

| Param. No. 40* TT 41* TT | Sym. TOH TOL | T0CKI High F T0CKI Low P | Characteristic | c No Prescaler With Prescaler | Min. 0.5 Tcy + 20 | Тур† | Max. | Units | Conditions |
|------------------------------------------------------------------------|---------------------------|------------------------------------------------------|-------------------------------|-------------------------------------------|-------------------------------------------|------|--------|--------------------|------------------------|
| 40* Тт 41* Тт | т0H т0L | T0CKI High F T0CKI Low P | Pulse Width | No Prescaler With Prescaler | 0.5 TCY + 20 | _ | _ | ne | |
| 41* TT | тOL | T0CKI Low P | Pulse Width | With Prescaler | | | | 113 | |
| 41* TT | тоL | T0CKI Low P | Puleo Width | | 10 | _ | _ | ns | |
| | | | T0CKI Low Pulse Width No Pres | | 0.5 Tcy + 20 | _ | | ns | |
| | | With Prescaler | | 10 | _ | _ | ns | | |
| 42* T⊤ | т0Р | T0CKI Period | ł | Greater of: 20 or <u>Tcy + 40</u> N | — | _ | ns | N = Prescale value | |
| 45* TT | T⊤1H | T1CKI High Time | Synchronous, No Prescaler | | 0.5 Tcy + 20 | _ | _ | ns | |
| | | | Synchronous, with Prescaler | | 15 | _ | _ | ns | |
| | | | Asynchronous | | 30 | _ | _ | ns | |
| 46* TT | T⊤1L | T1CKI Low Time | Synchronous, No Prescaler | | 0.5 Tcy + 20 | _ | _ | ns | |
| | | | Synchronous, with Prescaler | | 15 | _ | | ns | |
| | | | Asynchronous | | 30 | _ | _ | ns | |
| 47* TT | TT1P | T1CKI Input Period | Synchronous | | Greater of: 30 or <u>Tcy + 40</u> N | — | _ | ns | N = Prescale value |
| | | | Asynchronous | | 60 | _ | _ | ns | |
| 49* TC | CKEZTMR1 | Delay from External Clock Edge to Timer Increment | | | 2 Tosc | — | 7 Tosc | — | Timers in Sync mode |

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



FIGURE 27-15: IDD, MFINTOSC, Fosc = 500 kHz, PIC12LF1571/2 ONLY





NOTES:

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | | |
|----------------------------|-------------|----------|------|------|--|
| Dimension | MIN | NOM | MAX | | |
| Contact Pitch | E | 0.65 BSC | | | |
| Optional Center Pad Width | W2 | | | 2.40 | |
| Optional Center Pad Length | T2 | | | 1.55 | |
| Contact Pad Spacing | C1 | | 3.10 | | |
| Contact Pad Width (X8) | X1 | | | 0.35 | |
| Contact Pad Length (X8) | Y1 | | | 0.65 | |
| Distance Between Pads | G | 0.30 | | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support