



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	6
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 4x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12lf1571-i-sn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

5.5 Register Definitions: Oscillator Control

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0	
SPLLEN		IRCF	<3:0>		—	SCS	<1:0>	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit					
u = Bit is unch	anged	x = Bit is unk	nown	U = Unimpler	mented bit, read	d as '0'		
'1' = Bit is set		'0' = Bit is cle	ared	-n/n = Value a	at POR and BC	R/Value at all o	other Resets	
bit 7 SPLLEN: Software PLL Enable bit <u>If PLLEN in Configuration Words = 1:</u> SPLLEN bit is ignored. 4x PLL is always enabled (subject to oscillator requirements). <u>If PLLEN in Configuration Words = 0:</u> 1 = 4x PLL is enabled 0 = 4x PLL is disabled								
0 = 4x PLL is disabled bit 6-3 IRCF<3:0>: Internal Oscillator Frequency Select bits 1111 = 16 MHz HF 1110 = 8 MHz or 32 MHz HF (see Section 5.2.2.1 "HFINTOSC") 1101 = 4 MHz HF 1100 = 2 MHz HF 1011 = 1 MHz HF 1010 = 500 kHz HF ⁽¹⁾ 1001 = 250 kHz HF ⁽¹⁾ 1000 = 125 kHz HF ⁽¹⁾ 0111 = 500 kHz MF (default upon Reset) 0110 = 250 kHz MF 0101 = 125 kHz MF 0101 = 31.25 kHz HF ⁽¹⁾ 0011 = 31.25 kHz MF								
bit 2	Unimplemer	nted: Read as '	0'					
bit 1-0	Unimplemented: Read as '0' SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Timer1 oscillator 00 = Clock determined by FOSC<1:0> in Configuration Words							

REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

Note 1: Duplicate frequency derived from HFINTOSC.

7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.

This chapter contains the following information for interrupts:

- Operation
- Interrupt Latency
- Interrupts during Sleep
- INT Pin
- Automatic Context Saving

FIGURE 7-1: **INTERRUPT LOGIC** Rev. 10-000010A 1/13/2014 TMR0IF Wake-up TMR0IE (If in Sleep mode) INTF **Peripheral Interrupts** INTE (TMR1IF) PIR1<0> **IOCIF** Interrupt (TMR1IE) PIE1<0> IOCIE to CPU PEIE PIRn<7> GIE PIEn<7>

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.

r							
U-0	R-0/0	R-0/0	R-0/0	U-0	U-0	U-0	U-0
—	PWM3IF ⁽¹⁾	PWM2IF ⁽¹⁾	PWM1IF ⁽¹⁾	—	—		
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit				
u = Bit is uncha	anged	x = Bit is unkr	nown	U = Unimpler	mented bit, read	l as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
bit 7	Unimplemen	ted: Read as '	כ'				
bit 6	PWM3IF: PW	M3 Interrupt F	ag bit ⁽¹⁾				
	1 = Interrupt is	s pending					
	0 = Interrupt i	s not pending					
bit 5	PWM2IF: PW	M2 Interrupt F	ag bit ⁽¹⁾				
	1 = Interrupt is	s pending					
	0 = Interrupt is not pending						
bit 4	PWM1IF: PWM1 Interrupt Flag bit ⁽¹⁾						
	1 = Interrupt is	s pending					
	0 = Interrupt is	s not pending					
bit 3-0	Unimplemen	ted: Read as '	כ'				

REGISTER 7-7: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

- Note 1: These bits are read-only. They must be cleared by addressing the Flag registers inside the module.
 - 2: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

11.0 I/O PORTS

Each port has three standard registers for its operation. These registers are:

- TRISx registers (Data Direction)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (Output Latch)
- INLVLx (Input Level Control)
- ODCONx registers (Open-Drain Control)
- SLRCONx registers (Slew Rate Control)

Some ports may have one or more of the following additional registers. These registers are:

- ANSELx (Analog Select)
- WPUx (Weak Pull-up)

In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output. However, the pin can still be read.

TABLE 11-1: PORT AVAILABILITY PER DEVICE

Device	PORTA
PIC12(L)F1571	•
PIC12(L)F1572	•

The Data Latch (LATx registers) is useful for Read-Modify-Write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads the values held in the I/O port latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSELx bit is set, the digital input buffer associated with that bit is disabled. Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

FIGURE 11-1: GENERIC I/O PORT OPERATION



13.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference (FVR) is a stable voltage reference, independent of VDD, with a nominal output level (VFVR) of 1.024V. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · Comparator positive input
- · Comparator negative input

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

13.1 Independent Gain Amplifier

The output of the FVR supplied to the peripherals, (listed above), is routed through a programmable gain amplifier. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 15.0 "Analog-to-Digital Converter (ADC) Module"** for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the comparator modules. Reference **Section 17.0 "Comparator Module"** for additional information.

To minimize current consumption when the FVR is disabled, the FVR buffers should be turned off by clearing the Buffer Gain Selection bits.

13.2 FVR Stabilization Period

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See the FVR Stabilization Period characterization graph, Figure 27-21.



FIGURE 13-1: VOLTAGE REFERENCE BLOCK DIAGRAM

15.3 Register Definitions: ADC Control

r							
U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit				
u = Bit is u	nchanged	x = Bit is unkr	iown	U = Unimpler	nented bit, rea	d as '0'	
'1' = Bit is s	set	'0' = Bit is clea	ared	-n/n = Value a	at POR and BC	R/Value at all c	ther Resets
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-2	CHS<4:0>:	Analog Channel	Select bits				
	00000 = AN	10					
	00001 = AN	11					
	00010 = AN	12					
	00011 = AP	NJ Sorvod: no char		4			
	•			,			
	•						
	•						
	11100 = Re	eserved; no char	nel connected	ł			
	11101 = 101	nperature indica	alog Converte	(2)			
	11111 = FV	R (Fixed Voltag	e Reference)	Buffer 1 output ⁽	3)		
bit 1	GO/DONE:	ADC Conversion	n Status bit	·			
	1 = ADC co	nversion cycle is	s in progress				
	Setting	this bit starts an .	ADC conversion	on cycle. This b	it is automatica	lly cleared by ha	rdware when
	the ADO	C conversion ha	s completed.				
	0 = ADC co	nversion comple	eted/not in pro	gress			
bit 0	ADON: ADO	C Enable bit					
	1 = ADC is e	enabled					
	0 = ADC IS (usabled and Cor	isumes no ope	eraung current			
Note 1:	See Section 14.	0 "Temperature	Indicator Mo	dule" for more	e information.		
2:	See Section 16.	0 "5-Bit Digital-	to-Analog Co	onverter (DAC)	Module" for n	nore informatior	۱.

REGISTER 15-1: ADCON0: ADC CONTROL REGISTER 0

3: See Section 13.0 "Fixed Voltage Reference (FVR)" for more information.

FIGURE 17-2: SINGLE COMPARATOR



17.2 Comparator Control

The comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 register (see Register 17-1) contains control and status bits for the following:

- Enable
- · Output selection
- · Output polarity
- · Speed/power selection
- · Hysteresis enable
- · Output synchronization

The CMxCON1 register (see Register 17-2) contains control bits for the following:

- · Interrupt enable
- Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

17.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

17.2.2 COMPARATOR POSITIVE INPUT SELECTION

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- · CxIN+ analog pin
- DAC1_output
- FVR_buffer2
- Vss

See Section 13.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 16.0 "5-Bit Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

17.2.3 COMPARATOR NEGATIVE INPUT SELECTION

The CxNCH<2:0> bits of the CMxCON0 register direct one of the input sources to the comparator inverting input.

Note: To use CxIN+ and CxIN- pins as analog input, the appropriate bits must be set in the ANSELx register and the corresponding TRISx bits must also be set to disable the output drivers.

17.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- Corresponding TRISx bit must be cleared
- · CxON bit of the CMxCON0 register must be set

The synchronous comparator output signal (CxOUT_sync) is available to the following peripheral(s):

- Analog-to-Digital Converter (ADC)
- Timer1

The asynchronous comparator output signal (CxOUT_async) is available to the following peripheral(s):

- Complementary Waveform Generator (CWG)
 - Note 1: The CxOE bit of the CMxCON0 register overrides the port data latch. Setting the CxON bit of the CMxCON0 register has no impact on the port override.
 - 2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

NOTES:

IGURE 19-5:	TIMERT GATE SINGLE-PULSE MODE
TMR1GE	
T1GPOL	
T1GSPM T <u>1GGO/</u> DONE	Cleared by Hardware on Generation Falling Edge of T1GVAL
t1g_in	Counting Enabled on Rising Edge of T1G
T1CKI	
T1GVAL	
Timer1	N N + 1 N + 2
TMR1GIF	Cleared by Software Cleared by Software Set by Hardware on Falling Edge of T1GVAL

19.8 Register Definitions: Timer1 Control

REGISTER 19-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u	U-0	R/W-0/u
TMR1CS<1:0>		T1CKPS<1:0>		—	T1SYNC	_	TMR10N
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6	TMR1CS<1:0>: Timer1 Clock Source Select bits
	11 = Timer1 clock source is the LFINTOSC
	10 = Timer1 clock source is the T1CKI pin (on the rising edge)
	01 = Timer1 clock source is the system clock (Fosc)
	00 = Timer1 clock source is the instruction clock (Fosc/4)
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
	11 = 1:8 Prescale value
	10 = 1:4 Prescale value
	01 = 1:2 Prescale value
	00 = 1:1 Prescale value
bit 3	Unimplemented: Read as '0'
bit 2	T1SYNC: Timer1 Synchronization Control bit
	1 = Does not synchronize the asynchronous clock input
	0 = Synchronizes the asynchronous clock input with the system clock (Fosc)
bit 1	Unimplemented: Read as '0'
bit 0	TMR1ON: Timer1 On bit
	1 = Enables Timer1
	0 = Stops Timer1 and clears Timer1 gate flip-flop

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	186
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
PIE1	TMR1GIE	ADIE	RCIE ⁽¹⁾	TXIE ⁽¹⁾	_	_	TMR2IE	TMR1IE	75
PIR1	TMR1GIF	ADIF	RCIF ⁽¹⁾	TXIF ⁽¹⁾	_	_	TMR2IF	TMR1IF	78
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	185*
SPBRGL				BRG	<7:0>				187*
SPBRGH	BRG<15:8>								
TXREG	EUSART Transmit Data Register								
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	184

 TABLE 21-1:
 SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission. * Page provides register information.

Note 1: PIC12(L)F1572 only.

NOTES:

Rev. 10-000 146B 7/8/201 5 Period Duty Cycle Phase Offset PWMxCLK PWMxPR 10 PWMxPH 3 PWMxDC 5 PWMxOF 2 PWMxTMR 2 3 5 6 8 9 10 0 2 3 4 5 6 0 4 7 1 PWMxOUT OFx_match PHx_match DCx_match PRx_match PWMyTMR 3 0 3 2 0 2 0 2 4 2 0 3 4 1 4 1 1 PWMyPR 4 PWMyPH PWMyDC 1 PWMyOUT Note: PWMx = Master, PWMy = Slave

FIGURE 22-8:

INDEPENDENT RUN MODE TIMING DIAGRAM

PIC12(L)F1571,

REGISTER 22-11: PWMxPRH: PWMx PERIOD COUNT HIGH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u				
	PR<15:8>										
bit 7							bit 0				
Legend:											
R = Readable I	bit	W = Writable I	oit								
u = Bit is uncha	anged	x = Bit is unkn	own	U = Unimpler	nented bit, read	d as '0'					
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BC	R/Value at all o	other Resets				

bit 7-0 **PR<15:8>**: PWMx Period High bits Upper eight bits of PWM period count.

REGISTER 22-12: PWMxPRL: PWMx PERIOD COUNT LOW REGISTER

R/W-x/u											
	PR<7:0>										
bit 7							bit 0				
Legend:											

=ogona.		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 **PR<7:0>**: PWMx Period Low bits Lower eight bits of PWM period count.

REGISTER 22-13: PWMxOFH: PWMx OFFSET COUNT
--

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			OF<	15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit				
u = Bit is uncha	anged	x = Bit is unkn	own	U = Unimpler	nented bit, read	d as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BC	R/Value at all	other Resets

bit 7-0 OF<15:8>: PWMx Offset High bits Upper eight bits of PWM offset count.

REGISTER 22-14: PWMxOFL: PWMx OFFSET COUNT LOW REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | OF< | 7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 OF<7:0>: PWMx Offset Low bits Lower eight bits of PWM offset count.



PIC12(L)F1571/;

Mnemonic, Operands				14-Bit Opcode				Status	
		Description		MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	-	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	-	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
		INHERENT OPERA	ATIONS						
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	-	No Operation	1	00	0000	0000	0000		
OPTION	-	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	-	Software device Reset	1	00	0000	0000	0001		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C COMPILER OPT	IMIZED						
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm					kkkk		
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	1nmm	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	kkkk		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk			2

TABLE 25-3: ENHANCED MID-RANGE INSTRUCTION SET (CONTINUED)

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See the table in the MOVIW and MOVWI instruction descriptions.

PIC12(L)F1571/2

DECFSZ	Decrement f, Skip if 0
Syntax:	[<i>label</i>] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	k → PC<10:0> PCLATH<6:3> → PC<14:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.

INCF	Increment f		
Syntax:	[label] INCF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(f) + 1 \rightarrow (destination)		
Status Affected:	Z		
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.		

IORWF	Inclusive OR W with f		
Syntax:	[label] IORWF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(W) .OR. (f) \rightarrow (destination)		
Status Affected:	Z		
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.		

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A