



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	6
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 4x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-UDFN Exposed Pad
Supplier Device Package	8-UDFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12lf1572-i-rf

TABLE 1-2: PIC12(L)F1571/2 PINOUT DESCRIPTION

RADIANJOCINN-FDACOUT/ TX/20/CK/20/CWG1B/PWM2// CSPDATICDDAT	Name	Function	Input Type	Output Type	Description
CSPDATI/CDDAT	RA0/AN0/C1IN+/DACOUT/	RA0			General purpose I/O.
CIN+ DACOUT TX		AN0			ADC channel input.
TX	ICSPDAT/ICDDAT	C1IN+			Comparator positive input.
CK CWG1B PWM2 FWM2 CSPDAT CDDAT		DACOUT		(4)	Digital-to-Analog Converter output.
CK CCKG1B CCKG1B CCKG1B CWG complementary output. ICSP™ data I/O. In-circuit debug data. General purpose I/O. ADC voltage Reference input. Comparator negative input. USART asynchronous data. PWM output. CGP programming clock. In-circuit debug clock. In-circuit debug data. CGP programming clock. In-circuit debug data. ADC channel input. COMP colspan="2">CGP programming clock. In-circuit debug data. ADC channel input. CGP programming clock. In-circuit debug data. CGP programming clock. ICSP programming clock. ICSP programming clock. <th colspa<="" td=""><td></td><td>TX</td><td>(3)</td><td>USART asynchronous transmit.</td></th>	<td></td> <td>TX</td> <td>(3)</td> <td>USART asynchronous transmit.</td>		TX		(3)
PWM2 ICSPDAT ICDDAT ICDDAT ICDDAT ICDDAT ICDDAT ICDDAT ICDDAT ICDDAT ICDDAT In-circuit debug data. ICDDAT		CK	(-)	(-,	USART synchronous clock.
ICSPDAT ICDDAT ICDDAT In-circuit debug data. ICSPTM In-circuit debug data. ICSPTM In-circuit debug data. In-circuit debug data		CWG1B	- -		CWG complementary output.
ICDDAT		PWM2			PWM output.
RA1/AN1/VREF+/C1IN0-/RX(P) DTI®/PWM1/ICSPCLK/ICDCLK		ICSPDAT			ICSP™ data I/O.
DT(2)/PWM1/ICSPCLK/ICDCLK		ICDDAT			In-circuit debug data.
VREF+ C1INO- RX		RA1			General purpose I/O.
C1IN0- RX DT PWM1 ICSPCLK ICDCLK ICCVG ICDCLK IC	DT ⁽²⁾ /PWM1/ICSPCLK/ICDCLK	AN1			ADC channel input.
RX DT PWM1 ICSPCLK ICDCLK I		VREF+			ADC Voltage Reference input.
DT		C1IN0-			Comparator negative input.
PWM1 ICSPCLK ICDCLK ICSP programming clock. In-circuit debug		RX	(3)	(4)	USART asynchronous input.
ICSPCLK ICDCLK ICDCLK ICDCLK In-circuit debug clock. In-circuit approach In-circuit approach In-circuit approach In-circuit approach In-circuit approach In-circuit approach In-		DT			USART synchronous data.
ICDCLK RA2/AN2/C10UT/TOCKI/ CWG1A/PWM3/INT AN2 C10UT TOCKI CWG1FLT CWG1A PWM3 INT RA3/VPP/T1G ⁽¹⁾ /MCLR RA3 VPP T1G MCLR RA4/AN3/C1IN1-/T1G/TX(^{1,2)} / CK(^{1,2)} /CK(^{1,2} /CK(^{1,2)} /CK(^{1,}		PWM1			PWM output.
RA2/AN2/C10UT/T0CKI/ CWG1FLT/CWG1A/PWM3/INT		ICSPCLK			ICSP programming clock.
CWG1FLT/CWG1A/PWM3/INT AN2 ADC channel input. Comparator output. TOCKI CWG1FLT CWG1A PWM3 INT (4) Timer0 clock input. Complementary Waveform Generator Fault input. RA3/VPP/T1G ⁽¹⁾ /MCLR RA3 VPP RA3 VPP T1G(1)/MCLR RA3 VPP RA3 VPP RA3 VPP T1G RA3 VPP T1G RA3 VPP T1G RA4 CK(1,2)/C		ICDCLK			In-circuit debug clock.
C1OUT T0CKI CWG1FLT CWG1A PWM3 INT RA3/VPP/T1G ⁽¹⁾ /MCLR RA3 VPP T1G MCLR RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK(1,2)/CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK(1,2)/CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK(1,2)/CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK(1,2)/CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK(1,2)/CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK(1,2)/CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT RA4/AN3/C1IN1-/T1G/TX ^(1,2) / AN3 C1IN1- T1G TX CK CWG1B PWM2 RA4 CCK CWG1B PWM2 RA4 CCCMG1B PWM2 RA4 CCCMG1B Timer1 gate input. USART synchronous transmit. USART synchronous clock. CWG complementary output. PWM output.	RA2/AN2/C1OUT/T0CKI/	RA2			General purpose I/O.
TOCKI CWG1FLT CWG1A PWM3 INT External interrupt.	CWG1FLT/CWG1A/PWM3/INT	AN2			ADC channel input.
CWG1FLT CWG1A PWM3 INT RA3/VPP/T1G ⁽¹⁾ /MCLR RA3 VPP T1G MCLR RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK ^(1,2) /CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK CWG complementary waveform Generator Fault input. CWG complementary output. PWM output. External interrupt. General purpose input with IOC and WPU. Programming voltage. Timer1 gate input. Master Clear with internal pull-up. General purpose I/O. ADC channel input. Comparator negative input. Timer1 gate input. Comparator negative input. USART asynchronous transmit. USART synchronous clock. CWG complementary output. PWM output.		C1OUT			Comparator output.
CWG1FLT CWG1A PWM3 INT RA3/VPP/T1G ⁽¹⁾ /MCLR RA3 VPP T1G T1G RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK(1,2)/CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT CWG complementary Waveform Generator Fault input. CWG complementary output. PWM output. External interrupt. General purpose input with IOC and WPU. Programming voltage. Timer1 gate input. Master Clear with internal pull-up. General purpose I/O. ADC channel input. Comparator negative input. Timer1 gate input. Comparator negative input. Timer1 gate input. USART asynchronous transmit. USART synchronous clock. CWG complementary Waveform Generator Fault input. CWG complementary Output. PWM output.		T0CKI	(3)	(4)	Timer0 clock input.
PWM3		CWG1FLT	(0)	(-)	Complementary Waveform Generator Fault input.
RA3/VPP/T1G ⁽¹⁾ /MCLR RA3 VPP T1G MCLR RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK ^(1,2) /CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT RA4/AN3/C1IN1-/T1G/TX RA4 AN3 C1IN1- T1G T1G AN3 C1IN1- T1G T1G TX CK CWG1B PWM2 External interrupt. General purpose input with IOC and WPU. Programming voltage. Timer1 gate input. Master Clear with internal pull-up. General purpose I/O. ADC channel input. Comparator negative input. Timer1 gate input. USART asynchronous transmit. USART synchronous clock. CWG complementary output. PWM output.		CWG1A			CWG complementary output.
RA3/VPP/T1G ⁽¹⁾ /MCLR RA3 VPP T1G MCLR RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK ^(1,2) /CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / T1G TX CK CWG1B PWM2 General purpose input with IOC and WPU. Programming voltage. Timer1 gate input. Master Clear with internal pull-up. General purpose I/O. ADC channel input. Comparator negative input. Timer1 gate input. USART asynchronous transmit. USART synchronous clock. CWG complementary output. PWM output.		PWM3			PWM output.
VPP T1G T1G MCLR RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK ^(1,2) /CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK ^(1,2) /CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT RA4/AN3/C1IN1-/T1G/TX ^(1,2) / AN3 C1IN1- T1G TX CK CWG1B PWM2 (4) Programming voltage. Timer1 gate input. Ceneral purpose I/O. ADC channel input. Comparator negative input. Timer1 gate input. USART asynchronous transmit. USART synchronous clock. CWG complementary output. PWM output.		INT			External interrupt.
VPP T1G	RA3/VPP/T1G ⁽¹⁾ /MCLR	RA3			General purpose input with IOC and WPU.
T1G Timer1 gate input. Master Clear with internal pull-up. Master Clear with internal pull-up. General purpose I/O. AN3 CLKOUT AN3 C1IN1- T1G TX CK CWG1B PWM2 CWG1B PWM2 PWM output. Timer1 gate input. PWM output. PWM		VPP	(2)	(4)	
RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK ^(1,2) /CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT RA4 AN3 C1IN1- T1G TX CK CWG1B PWM2 Master Clear with internal pull-up. General purpose I/O. ADC channel input. Comparator negative input. Timer1 gate input. USART asynchronous transmit. USART synchronous clock. CWG complementary output. PWM output.		T1G	(3)	(4)	Timer1 gate input.
RA4/AN3/C1IN1-/T1G/TX ^(1,2) / CK ^(1,2) /CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ / CLKOUT RA4 AN3 C1IN1- T1G TX CK CWG1B PWM2 RA4 AN3 C1IN1- TIG TX CK CWG complementary output. General purpose I/O. ADC channel input. Comparator negative input. USART asynchronous transmit. USART synchronous clock. CWG complementary output. PWM output.		MCLR			
CK(1,2)/CWG1B(1)/PWM2(1)/ CLKOUT AN3 C1IN1- T1G TX CK CWG1B PWM2 AN3 COmparator negative input. Comparator negative input. USART asynchronous transmit. USART synchronous clock. CWG complementary output. PWM output.	RA4/AN3/C1IN1-/T1G/TX ^(1,2) /				
CLKOUT C1IN1- T1G TX (3) CK CWG1B PWM2 COmparator negative input. Comparator negative input. USART asynchronous transmit. USART synchronous clock. CWG complementary output. PWM output.	CK ^(1,2) /CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ /				• •
T1G TX (3) (4) USART asynchronous transmit. USART synchronous clock. CWG complementary output. PWM output.	CLKOUT				'
TX CK CWG1B PWM2 (4) USART asynchronous transmit. USART synchronous clock. CWG complementary output. PWM output.					
CK CWG1B CWG complementary output. PWM2 USART synchronous clock. CWG complementary output. PWM output.			(3)	(4)	
CWG1B CWG complementary output. PWM2 PWM output.					
PWM2 PWM output.					
		CLKOUT			Fosc/4 output.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open-Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels

Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.

- 2: PIC12(L)F1572 only.
- 3: Input type is selected by the port.
- **4:** Output type is selected by the port.

TABLE 3-10: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)


Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets			
Bank	Bank 27 (Continued)													
DB0h	PWM2OFCON	-	− PWM20FM<1:0> PWM20F0 − − PWM20FS<1:0>											
DB1h	PWM3PHL					PH<7:0>				xxxx xxxx	uuuu uuuu			
DB2h	PWM3PHH				F	PH<15:8>				xxxx xxxx	uuuu uuuu			
DB3h	PWM3DCL					DC<7:0>				xxxx xxxx	uuuu uuuu			
DB4h	PWM3DCH				[OC<15:8>				xxxx xxxx	uuuu uuuu			
DB5h	PWM3PRL					PR<7:0>				xxxx xxxx	uuuu uuuu			
DB6h	PWM3PRH				F	PR<15:8>				xxxx xxxx	uuuu uuuu			
DB7h	PWM3OFL					OF<7:0>				xxxx xxxx	uuuu uuuu			
DA8h	PWM3OFH				(OF<15:8>				xxxx xxxx	uuuu uuuu			
DA9h	PWM3TMRL				7	ΓMR<7:0>				xxxx xxxx	uuuu uuuu			
DBAh	PWM3TMRH				Т	MR<15:8>				xxxx xxxx	uuuu uuuu			
DBBh	PWM3CON	PWM3EN	PWM3OE	PWM3OUT	PWM3POL	PWM3N	ODE<1:0>	_	_	0000 00	0000 00			
DBCh	PWM3INTE	ı	ı	_	_	PWM3OFIE	PWM3PHIE	PWM3DCIE	PWM3PRIE	000	000			
DBDh	PWM3INTF	ı	ı	_	_	PWM30FIF	PWM3PHIF	PWM3DCIF	PWM3PRIF	000	000			
DBEh	PWM3CLKCON	ı	F	PWM3PS<2:0)>	_	-	PWM30	CS<1:0>	-000 -000	-00000			
DBFh	PWM3LDCON	PWM3LDA	PWM3LDT	_	_	_	-	PWM3L	DS<1:0>	00000	0000			
DC0h	PWM3OFCON	— PWM3OFM<1:0> PWM3OFO — — PWM3OFS<1:0>									-00000			
Bank	Bank 28-30													
58Ch to 59Fh	_	Unimplemented									_			

Legend: x = unknown; u = unchanged; q = value depends on condition; — = unimplemented; r = value are unimplemented, read as '0'.

Note 1: PIC12F1571/2 only.

2: PIC12(L)F1572 only.

3: Unimplemented, read as '1'.



3.5.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in the Configuration Words is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.6 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair, FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- · Traditional Data Memory
- Linear Data Memory
- Program Flash Memory

5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run time. See Section 5.3 "Clock Switching" for more information.

In **INTOSC** mode, CLKIN is available for general purpose I/O. CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the $\overline{\text{CLKOUTEN}}$ bit in the Configuration Words.

The internal oscillator block has two independent oscillators and a dedicated Phase-Locked Loop, HFPLL, that can produce one of three internal system clock sources.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated Phase-Locked Loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 2. The **MFINTOSC** (Medium Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- The LFINTOSC (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of multiple frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.8 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configuring the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- Setting FOSC<1:0> = 00, or
- Setting the System Clock Source x (SCSx) bits of the OSCCON register to '1x'.

A fast start-up oscillator allows internal circuits to power up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

5.2.2.2 MFINTOSC


The Medium Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.8 "Internal Oscillator Clock Switch Timing" for more information.

The MFINTOSC is enabled by:

- Configuring the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- Setting FOSC<1:0> = 00, or
- Setting the System Clock Source x (SCSx) bits of the OSCCON register to '1x'


The Medium Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running.



10.5 Write Verify

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



10.6 Register Definitions: Flash Program Memory Control

REGISTER 10-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u						
	PMDAT<7:0>												
bit 7				bit 7 bit 0									

Legend:

R = Readable bit W = Writable bit

u = Bit is unchanged x = Bit is unknown U = Unimplemented bit, read as '0'

'1' = Bit is set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 PMDAT<7:0>: Read/Write Value for Least Significant bits of Program Memory bits

REGISTER 10-2: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	_			PMDA	T<13:8>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit

u = Bit is unchanged x = Bit is unknown U = Unimplemented bit, read as '0'

'1' = Bit is set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Resets

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 PMDAT<13:8>: Read/Write Value for Most Significant bits of Program Memory bits

11.3.7 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 11-2.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC and comparator inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below in Table 11-2.

TABLE 11-2: PORTA OUTPUT PRIORITY

Pin Name	Function Priority ⁽¹⁾
RA0	ICSPDAT CWG1B ⁽³⁾ DAC1OUT TX ^(2,3) PWM2 ⁽³⁾ RA0
RA1	PWM1 ⁽³⁾ RA1
RA2	CWG1A CWG1FLT C1OUT PWM3 RA2
RA3	None
RA4	CLKOUT CWG1B TX ⁽²⁾ PWM2 RA4
RA5	CWG1A PWM1 RA5

Note 1: Priority listed from highest to lowest.

2: PIC12(L)F1572 only.

3: Default pin (see APFCON register).

13.3 Register Definitions: FVR Control

REGISTER 13-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVREN ⁽¹⁾	FVRRDY ⁽²⁾	TSEN ⁽³⁾	TSRNG ⁽³⁾	CDAFVR<1:0>(1)		ADFVR	<1:0> ⁽¹⁾
bit 7							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	FVREN: Fixed Voltage Reference Enable bit ⁽¹⁾
	1 = Fixed Voltage Reference is enabled0 = Fixed Voltage Reference is disabled
bit 6	FVRRDY: Fixed Voltage Reference Ready Flag bit ⁽²⁾
	1 = Fixed Voltage Reference output is ready for use0 = Fixed Voltage Reference output is not ready or not enabled
bit 5	TSEN: Temperature Indicator Enable bit ⁽³⁾
	1 = Temperature indicator is enabled0 = Temperature indicator is disabled
bit 4	TSRNG: Temperature Indicator Range Selection bit (3)
	1 = Vout = Vdd – 4Vt (High Range) 0 = Vout = Vdd – 2Vt (Low Range)
bit 3-2	CDAFVR<1:0>: Comparator FVR Buffer Gain Selection bits ⁽¹⁾
	11 = Comparator FVR Buffer Gain is 4x, with output VCDAFVR = $4x \text{ VFVR}^{(4)}$ 10 = Comparator FVR Buffer Gain is 2x, with output VCDAFVR = $2x \text{ VFVR}^{(4)}$ 01 = Comparator FVR Buffer Gain is 1x, with output VCDAFVR = $1x \text{ VFVR}$ 00 = Comparator FVR Buffer is off
bit 1-0	ADFVR<1:0>: ADC FVR Buffer Gain Selection bit ⁽¹⁾
	11 = ADC FVR Buffer Gain is 4x, with output VADFVR = 4x VFVR ⁽⁴⁾ 10 = ADC FVR Buffer Gain is 2x, with output VADFVR = 2x VFVR ⁽⁴⁾ 01 = ADC FVR Buffer Gain is 1x, with output VADFVR = 1x VFVR 00 = ADC FVR Buffer is off

- **Note 1:** To minimize current consumption when the FVR is disabled, the FVR buffers should be turned off by clearing the Buffer Gain Selection bits.
 - 2: FVRRDY is always '1' for the PIC12F1571/2 devices.
 - 3: See Section 14.0 "Temperature Indicator Module" for additional information.
 - 4: Fixed Voltage Reference output cannot exceed VDD.

TABLE 13-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR>1:0>		ADFVF	R<1:0>	125

FIGURE 15-5: ANALOG INPUT MODEL





FIGURE 15-6: ADC TRANSFER FUNCTION



REGISTER 17-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
CxINTP	CxINTN	CxPCH<1:0>		_		CxNCH<2:0>	
bit 7					•		bit 0

Legend:

R = Readable bit W = Writable bit

u = Bit is unchanged x = Bit is unknown U = Unimplemented bit, read as '0'

'1' = Bit is set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Resets

bit 7 CxINTP: Comparator Interrupt on Positive Going Edge Enable bit

1 = The CxIF interrupt flag will be set upon a positive going edge of the CxOUT bit

0 = No interrupt flag will be set on a positive going edge of the CxOUT bit

bit 6 CXINTN: Comparator Interrupt on Negative Going Edge Enable bit

1 = The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit

0 = No interrupt flag will be set on a negative going edge of the CxOUT bit

bit 5-4 CxPCH<1:0>: Comparator Positive Input Channel Select bits

11 = CxVP connects to Vss

10 = CxVP connects to FVR Voltage Reference

01 = CxVP connects to DAC Voltage Reference

00 = CxVP connects to CxIN+ pin

bit 3 Unimplemented: Read as '0'

bit 2-0 CxNCH<1:0>: Comparator Negative Input Channel Select bits

111 = CxVN connects to GND

110 = CxVN connects to FVR Voltage Reference

101 = Reserved

100 = Reserved

011 = Reserved

010 = Reserved

001 = CxVN connects to CxIN1- pin

000 = CxVN connects to CxINO- pin

REGISTER 17-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0/0
_	_	_	_	1	-	-	MC1OUT
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit

u = Bit is unchanged x = Bit is unknown U = Unimplemented bit, read as '0'

'1' = Bit is set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Resets

bit 7-1 **Unimplemented:** Read as '0'

bit 0 MC1OUT: Mirror Copy of C1OUT bit

19.3 Timer1 Prescaler

Timer1 has four prescaler options, allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPSx bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

19.4 Timer1 Operation in Asynchronous Counter Mode

If control bit, T1SYNC, of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 19.4.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to								
	asynchronous operation, it is possible to								
	skip an increment. When switching from								
	asynchronous to synchronous operation,								
	it is possible to produce an additional								
	increment.								

19.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

19.5 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

19.5.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 19-3 for timing details.

TABLE 19-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation	
↑	0	0	Counts	
↑	0	1	Holds Count	
↑	1	0	Holds Count	
↑	1	1	Counts	

19.5.2 TIMER1 GATE SOURCE SELECTION

Timer1 gate source selections are shown in Table 19-4. Source selection is controlled by the T1GSS<1:0> bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 19-4: TIMER1 GATE SOURCES

T1GSS<1:0>	Timer1 Gate Source
00	Timer1 Gate Pin (T1G)
01	Overflow of Timer0 (T0_overflow) (TMR0 increments from FFh to 00h)
10	Comparator 1 Output (C1OUT_sync) ⁽¹⁾
11	Reserved

Note 1: Optionally synchronized comparator output.

21.1.1.5 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note: The TSR register is not mapped in data memory, so it is not available to the user.

21.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth and Most Significant data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR register immediately after the TXREG is written.

A special 9-Bit Address mode is available for use with multiple receivers. See **Section 21.1.2.7 "Address Detection"** for more information on this mode.

21.1.1.7 Asynchronous Transmission Setup

- Initialize the SPBRGH/SPBRGL register pair, and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 21.4 "EUSART Baud Rate Generator (BRG)").
- Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- Set the SCKP bit if inverted transmit is desired.
- Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- Load 8-bit data into the TXREG register. This will start the transmission.







FIGURE 21-4: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)



21.3 Register Definitions: EUSART Control

REGISTER 21-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0

Legend:

R = Readable bit W = Writable bitu = Bit is unchanged x = Bit is unknown

= Bit is unchanged x = Bit is unknown U = Unimplemented bit, read as '0'

'1' = Bit is set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Resets

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Don't care.

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6 **TX9:** 9-Bit Transmit Enable bit

1 = Selects 9-bit transmission 0 = Selects 8-bit transmission

bit 5 **TXEN:** Transmit Enable bit⁽¹⁾

1 = Transmit is enabled0 = Transmit is disabled

bit 4 SYNC: EUSART Mode Select bit

1 = Synchronous mode0 = Asynchronous mode

bit 3 SENDB: Send Break Character bit

Asynchronous mode:

1 = Sends Sync Break on next transmission (cleared by hardware upon completion)

0 = Sync Break transmission completed

Synchronous mode:

Don't care.

bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode:

1 = High speed

0 = Low speed

Synchronous mode:

Unused in this mode.

bit 1 **TRMT:** Transmit Shift Register Status bit

1 = TSR is empty 0 = TSR is full

bit 0 **TX9D:** Ninth bit of Transmit Data

Can be address/data bit or a parity bit.

Note 1: SREN/CREN overrides TXEN in Sync mode.

21.4.2 AUTO-BAUD OVERFLOW

During the course of Automatic Baud Detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. The overflow condition will set the RCIF flag. The counter continues to count until the fifth rising edge is detected on the RX pin. The RCIDL bit will remain false ('0') until the fifth rising edge, at which time, the RDICL bit will set. If the RCREG is read after the overflow occurs, but before the fifth rising edge, the fifth rising edge will set the RCIF again.

Terminating the auto-baud process early to clear an overflow condition will prevent proper detection of the Sync character fifth rising edge. If any falling edges of the Sync character have not yet occurred when the ABDEN bit is cleared, then those will be falsely detected as Start bits. The following steps are recommended to clear the overflow condition:

- 1. Read RCREG to clear RCIF.
- 2. If RCIDL is zero, then wait for RCIF and repeat Step 1.
- 3. Clear the ABDOVF bit.

21.4.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 21-7), and asynchronously if the device is in Sleep mode (Figure 21-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

21.4.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled, the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times; 13-bit times are recommended for LIN bus or any number of bit times for standard RS-232 devices.

Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

22.0 16-BIT PULSE-WIDTH MODULATION (PWM) MODULE

The Pulse-Width Modulation (PWM) module generates a pulse-width modulated signal determined by the phase, duty cycle, period and offset event counts that are contained in the following registers:

- · PWMxPH register
- · PWMxDC register
- PWMxPR register
- · PWMxOF register

Figure 22-1 shows a simplified block diagram of the PWM operation.

Each PWM module has four modes of operation:

- Standard
- · Set On Match
- · Toggle On Match
- · Center-Aligned

For a more detailed description of each PWM mode, refer to **Section 22.2** "PWM Modes".


Each PWM module has four Offset modes:

- · Independent Run
- · Slave Run with Synchronous Start
- · One-Shot Slave with Synchronous Start
- Continuous Run Slave with Synchronous Start and Timer Reset


Using the Offset modes, each PWM module can offset its waveform relative to any other PWM module in the same device. For a more detailed description of the Offset modes, refer to **Section 22.3 "Offset Modes**".

Every PWM module has a configurable reload operation to ensure all event count buffers change at the end of a period, thereby avoiding signal glitches. Figure 22-2 shows a simplified block diagram of the reload operation. For a more detailed description of the reload operation, refer to **Section 22.4 "Reload Operation"**.

FIGURE 22-1: 16-BIT PWM BLOCK DIAGRAM










FIGURE 26-5: CLOCK TIMING




TABLE 26-7: CLOCK OSCILLATOR TIMING REQUIREMENTS

Param.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions	
No.	- ,			-761			2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	0.5	MHz	External Clock (ECL)	
			DC	_	4	MHz	External Clock (ECM)	
			DC	_	20	MHz	External Clock (ECH)	
OS02	Tosc	External CLKIN Period ⁽¹⁾	50	-	8	ns	External Clock (EC)	
OS03	TCY	Instruction Cycle Time ⁽¹⁾	200	Tcy	DC	ns	Tcy = 4/Fosc	

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the CLKIN pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

FIGURE 27-17: IDD TYPICAL, HFINTOSC, PIC12LF1571/2 ONLY






FIGURE 27-18: IDD MAXIMUM, HFINTOSC, PIC12LF1571/2 ONLY



8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch		0.65 BSC		
Optional Center Pad Width	W2			2.40
Optional Center Pad Length	T2			1.55
Contact Pad Spacing	C1		3.10	
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.65
Distance Between Pads	G	0.30		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B