



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	C166
Core Size	16-Bit
Speed	25MHz
Connectivity	EBI/EMI, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	63
Program Memory Size	-
Program Memory Type	ROMless
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	80-QFP
Supplier Device Package	PG-MQFP-80-7
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/c161sl25maabxuma1

Edition 2003-11

**Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
81669 München, Germany**

**© Infineon Technologies AG 2004.
All Rights Reserved.**

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Revision History:2003-11V1.0

Previous Version:none

Page	Subjects (major changes since last revision)

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



2.2 Pin Configuration and Definition




Figure 2 Pin Configuration (top view)

General Device Information

Table 2 Pin Definitions and Functions

Symbol	Pin No.	Input Outp.	Function
XTAL1	2	I	XTAL1: Input to the oscillator amplifier and input to the internal clock generator
XTAL2	3	O	XTAL2: Output of the oscillator amplifier circuit. To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics (see Chapter 5.4) must be observed.
P3		IO	Port 3 is a 12-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 3 outputs can be configured as push/pull or open drain drivers. The following Port 3 pins also serve for alternate functions:
P3.2	5	I	CAPIN GPT2 Register CAPREL Capture Input
P3.3	6	O	T3OUT GPT1 Timer T3 Toggle Latch Output
P3.4	7	I	T3EUD GPT1 Timer T3 External Up/Down Control Input
P3.5	8	I	T4IN GPT1 Timer T4 Count/Gate/Reload/Capture Inp.
P3.6	9	I	T3IN GPT1 Timer T3 Count/Gate Input
P3.7	10	I	T2IN GPT1 Timer T2 Count/Gate/Reload/Capture Inp.
P3.8	11	I/O	MRST SSC Master-Receive/Slave-Transmit Inp./Outp.
P3.9	12	I/O	MTSR SSC Master-Transmit/Slave-Receive Outp./Inp.
P3.10	13	O	TxD0 ASC0 Clock/Data Output (Async./Sync.)
P3.11	14	I/O	RxD0 ASC0 Data Input (Async.) or Inp./Outp. (Sync.)
P3.12	15	O	$\overline{\text{BHE}}$ External Memory High Byte Enable Signal,
		O	$\overline{\text{WRH}}$ External Memory High Byte Write Strobe
P3.13	16	I/O	SCLK SSC Master Clock Output / Slave Clock Input.
P4		IO	Port 4 is a 6-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 4 can be used to output the segment address lines:
P4.0	17	O	A16 Least Significant Segment Address Line
P4.1	18	O	A17 Segment Address Line
P4.2	19	O	A18 Segment Address Line
P4.3	20	O	A19 Segment Address Line
P4.4	23	O	A20 Segment Address Line
P4.5	24	O	A21 Segment Address Line

3.1 Memory Organization

The memory space of the C161S is configured in a von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 Mbytes. The entire memory space can be accessed byte-wise or word-wise. Particular portions of the on-chip memory have additionally been made directly bit-addressable.

The C161S is prepared to incorporate on-chip program memory (not in the ROM-less derivatives, of course) for code or constant data. The internal ROM area can be mapped either to segment 0 or segment 1.

2 Kbytes of on-chip Internal RAM (IRAM) are provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 word-wise (R0 to R15) and/or byte-wise (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes (2×512 bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are word-wise registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the C166 Family.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 Mbytes of external RAM and/or ROM can be connected to the microcontroller. The maximum contiguous external address space is 4 Mbytes, i.e. this is the maximum address window size. Using the chip-select lines (multiple windows) this results in a maximum usable external address space of 16 Mbytes.

Functional Description

3.5 Real Time Clock

The Real Time Clock (RTC) module of the C161S consists of a chain of 3 divider blocks, a fixed 8:1 divider, the reloadable 16-bit timer T14, and the 32-bit RTC timer (accessible via registers RTCH and RTCL). The RTC module is directly clocked with the on-chip oscillator frequency divided by 32 via a separate clock driver ($f_{\text{RTC}} = f_{\text{OSC}}/32$) and is therefore independent from the selected clock generation mode of the C161S. All timers count up.

The RTC module can be used for different purposes:

- System clock to determine the current time and date
- Cyclic time based interrupt
- 48-bit timer for long term measurements




Figure 7 RTC Block Diagram

Note: The registers associated with the RTC are not affected by a reset in order to maintain the correct system time even when intermediate resets are executed.

3.7 Watchdog Timer

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the $\overline{\text{RSTOUT}}$ pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided by 2/128. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 25 μs and 420 ms can be monitored (@ 20 MHz).

The default Watchdog Timer interval after reset is 6.55 ms (@ 20 MHz).

3.8 Parallel Ports

The C161S provides up to 63 I/O lines which are organized into six input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A21/19/17 ... A16 in systems where segmentation is enabled to access more than 64 Kbytes of memory.

Port 6 provides optional chip select signals.

Port 3 includes alternate functions of timers, serial interfaces, and the optional bus control signal $\overline{\text{BHE}}$.

Port 5 is used for timer control signals.

Functional Description
Table 6 C161S Registers, Ordered by Name (cont'd)

Name		Physical Address	8-Bit Addr.	Description	Reset Value
P0L	b	FF00 _H	80 _H	Port 0 Low Reg. (Lower half of PORT0)	00 _H
P1H	b	FF06 _H	83 _H	Port 1 High Reg. (Upper half of PORT1)	00 _H
P1L	b	FF04 _H	82 _H	Port 1 Low Reg.(Lower half of PORT1)	00 _H
P2	b	FFC0 _H	E0 _H	Port 2 Register	0000 _H
P3	b	FFC4 _H	E2 _H	Port 3 Register	0000 _H
P4	b	FFC8 _H	E4 _H	Port 4 Register (8 bits)	00 _H
P5	b	FFA2 _H	D1 _H	Port 5 Register (read only)	XXXX _H
P6	b	FFCC _H	E6 _H	Port 6 Register (8 bits)	00 _H
PECC0		FEC0 _H	60 _H	PEC Channel 0 Control Register	0000 _H
PECC1		FEC2 _H	61 _H	PEC Channel 1 Control Register	0000 _H
PECC2		FEC4 _H	62 _H	PEC Channel 2 Control Register	0000 _H
PECC3		FEC6 _H	63 _H	PEC Channel 3 Control Register	0000 _H
PECC4		FEC8 _H	64 _H	PEC Channel 4 Control Register	0000 _H
PECC5		FECA _H	65 _H	PEC Channel 5 Control Register	0000 _H
PECC6		FECC _H	66 _H	PEC Channel 6 Control Register	0000 _H
PECC7		FECE _H	67 _H	PEC Channel 7 Control Register	0000 _H
PSW	b	FF10 _H	88 _H	CPU Program Status Word	0000 _H
RP0H	b	F108 _H	E 84 _H	System Startup Config. Reg. (Rd. only)	XX _H
RTCH		F0D6 _H	E 6B _H	RTC High Register	XXXX _H
RTCL		F0D4 _H	E 6A _H	RTC Low Register	XXXX _H
S0BG		FEB4 _H	5A _H	Serial Channel 0 Baud Rate Generator Reload Register	0000 _H
S0CON	b	FFB0 _H	D8 _H	Serial Channel 0 Control Register	0000 _H
S0EIC	b	FF70 _H	B8 _H	Serial Channel 0 Error Interrupt Ctrl. Reg	0000 _H
S0RBUF		FEB2 _H	59 _H	Serial Channel 0 Receive Buffer Reg. (read only)	XX _H
S0RIC	b	FF6E _H	B7 _H	Serial Channel 0 Receive Interrupt Control Register	0000 _H
S0TBIC	b	F19C _H	E CE _H	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000 _H

Electrical Parameters

Table 10 DC Characteristics (Reduced Supply Voltage Range)
(Operating Conditions apply)¹⁾

Parameter	Symbol		Limit Values		Unit	Test Condition
			Min.	Max.		
Input low voltage (TTL, all except XTAL1)	V_{IL}	SR	-0.5	0.8	V	—
Input low voltage XTAL1	V_{IL2}	SR	-0.5	$0.3 V_{DD}$	V	—
Input high voltage (TTL, all except \overline{RSTIN} and XTAL1)	V_{IH}	SR	1.8	$V_{DD} + 0.5$	V	—
Input high voltage \overline{RSTIN} (when operated as input)	V_{IH1}	SR	$0.6 V_{DD}$	$V_{DD} + 0.5$	V	—
Input high voltage XTAL1	V_{IH2}	SR	$0.7 V_{DD}$	$V_{DD} + 0.5$	V	—
Output low voltage (PORT0, PORT1, Port 4, ALE, \overline{RD} , \overline{WR} , \overline{BHE} , \overline{RSTOUT} , \overline{RSTIN} ²⁾)	V_{OL}	CC	—	0.45	V	$I_{OL} = 1.6 \text{ mA}$
Output low voltage (all other outputs)	V_{OL1}	CC	—	0.45	V	$I_{OL} = 1.0 \text{ mA}$
Output high voltage ³⁾ (PORT0, PORT1, Port 4, ALE, \overline{RD} , \overline{WR} , \overline{BHE} , \overline{RSTOUT})	V_{OH}	CC	$0.9 V_{DD}$	—	V	$I_{OH} = -0.5 \text{ mA}$
Output high voltage ³⁾ (all other outputs)	V_{OH1}	CC	$0.9 V_{DD}$	—	V	$I_{OH} = -0.25 \text{ mA}$
Input leakage current (Port 5)	I_{OZ1}	CC	—	± 200	nA	$0 \text{ V} < V_{IN} < V_{DD}$
Input leakage current (all other)	I_{OZ2}	CC	—	± 500	nA	$0.45 \text{ V} < V_{IN} < V_{DD}$
\overline{RSTIN} inactive current ⁴⁾	I_{RSTH} ⁵⁾		—	-10	μA	$V_{IN} = V_{IH1}$
\overline{RSTIN} active current ⁴⁾	I_{RSTL} ⁶⁾		-100	—	μA	$V_{IN} = V_{IL}$
$\overline{RD}/\overline{WR}$ inactive current ⁷⁾	I_{RWH} ⁵⁾		—	-10	μA	$V_{OUT} = 2.4 \text{ V}$
$\overline{RD}/\overline{WR}$ active current ⁷⁾	I_{RWL} ⁶⁾		-500	—	μA	$V_{OUT} = V_{OLmax}$
ALE inactive current ⁷⁾	I_{ALEL} ⁵⁾		—	20	μA	$V_{OUT} = V_{OLmax}$
ALE active current ⁷⁾	I_{ALEH} ⁶⁾		500	—	μA	$V_{OUT} = 2.4 \text{ V}$
Port 6 inactive current ⁷⁾	I_{P6H} ⁵⁾		—	-10	μA	$V_{OUT} = 2.4 \text{ V}$
Port 6 active current ⁷⁾	I_{P6L} ⁶⁾		-500	—	μA	$V_{OUT} = V_{OL1max}$

Electrical Parameters

Table 10 DC Characteristics (Reduced Supply Voltage Range) (cont'd)
(Operating Conditions apply)¹⁾

Parameter	Symbol	Limit Values		Unit	Test Condition
		Min.	Max.		
PORT0 configuration current ⁷⁾	I_{P0H} ⁵⁾	–	-5	μA	$V_{IN} = V_{IHmin}$
	I_{P0L} ⁶⁾	-100	–	μA	$V_{IN} = V_{ILmax}$
XTAL1 input current	I_{IL} CC	–	±20	μA	$0\text{ V} < V_{IN} < V_{DD}$
Pin capacitance ⁸⁾ (digital inputs/outputs)	C_{IO} CC	–	10	pF	$f = 1\text{ MHz}$, $T_A = 25\text{ °C}$

- 1) Keeping signal levels within the levels specified in this table, ensures operation without overload conditions. For signal levels outside these specifications also refer to the specification of the overload current I_{OV} .
- 2) Valid in bidirectional reset mode only.
- 3) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 4) These parameters describe the \overline{RSTIN} pull-up, which equals a resistance of ca. 50 to 250 kΩ.
- 5) The maximum current may be drawn while the respective signal line remains inactive.
- 6) The minimum current must be drawn in order to drive the respective signal line active.
- 7) This specification is only valid during Reset and Adapt Mode.
- 8) Not subject to production test, verified by design/characterization.

Electrical Parameters




Figure 8 Supply and Idle Current as a Function of Operating Frequency

Timing Characteristics

The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances.

The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so it corresponds to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCL is lower than for one single TCL (see formula and [Figure 11](#)).

For a period of $N \times \text{TCL}$ the minimum value is computed using the corresponding deviation D_N :

$$(N \times \text{TCL})_{\min} = N \times \text{TCL}_{\text{NOM}} - D_N, D_N [\text{ns}] = \pm(13.3 + N \times 6.3) / f_{\text{CPU}} [\text{MHz}] \quad (1)$$

where N = number of consecutive TCLs and $1 \leq N \leq 40$.

So for a period of 3 TCLs @ 20 MHz (i.e. $N = 3$): $D_3 = (13.3 + 3 \times 6.3) / 20 = 1.61 \text{ ns}$, and $(3\text{TCL})_{\min} = 3\text{TCL}_{\text{NOM}} - 1.61 \text{ ns} = 73.39 \text{ ns}$ (@ $f_{\text{CPU}} = 20 \text{ MHz}$).

This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is negligible.

Note: For all periods longer than 40 TCL the $N = 40$ value can be used (see [Figure 11](#)).




Figure 11 **Approximated Maximum Accumulated PLL Jitter**

Timing Characteristics

Direct Drive

When direct drive is configured (CLKCFG = 011_B) the on-chip phase locked loop is disabled and the CPU clock is directly driven from the internal oscillator with the input clock signal.

The frequency of f_{CPU} directly follows the frequency of f_{OSC} so the high and low time of f_{CPU} (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock f_{OSC} .

The timings listed below that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances. This minimum value can be calculated via the following formula:

$$\text{TCL}_{\min} = 1/f_{\text{OSC}} \times \text{DC}_{\min} \quad (\text{DC} = \text{duty cycle}) \quad (2)$$

For two consecutive TCLs the deviation caused by the duty cycle of f_{OSC} is compensated so the duration of 2TCL is always $1/f_{\text{OSC}}$. The minimum value TCL_{\min} therefore has to be used only once for timings that require an odd number of TCLs (1, 3, ...). Timings that require an even number of TCLs (2, 4, ...) may use the formula $2\text{TCL} = 1/f_{\text{OSC}}$.

Timing Characteristics

5.2 External Clock Drive XTAL1

Table 14 External Clock Drive XTAL1 (Operating Conditions apply)

Parameter	Symbol		Direct Drive 1:1		Prescaler 2:1		PLL 1:N		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Oscillator period	t_{OSC}	SR	40	—	20	—	60 ¹⁾	500 ¹⁾	ns
High time ²⁾	t_1	SR	20 ³⁾	—	5	—	10	—	ns
Low time ²⁾	t_2	SR	20 ³⁾	—	5	—	10	—	ns
Rise time ²⁾	t_3	SR	—	8	—	5	—	10	ns
Fall time ²⁾	t_4	SR	—	8	—	5	—	10	ns

- 1) The minimum and maximum oscillator periods for PLL operation depend on the selected CPU clock generation mode. Please see respective table above.
- 2) The clock input signal must reach the defined levels V_{IL2} and V_{IH2} .
- 3) The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency (f_{CPU}) in direct drive mode depends on the duty cycle of the clock input signal.




Figure 12 External Clock Drive XTAL1

Note: If the on-chip oscillator is used together with a crystal, the oscillator frequency is limited to a range of 4 MHz to 16 MHz.

It is strongly recommended to measure the oscillation allowance (or margin) in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the limits specified by the crystal supplier.

When driven by an external clock signal it will accept the specified frequency range. Operation at lower input frequencies is possible but is verified by design only (not tested in production).

Timing Characteristics


Table 16 Multiplexed Bus (Standard Supply Voltage Range) (cont'd)
(Operating Conditions apply)

ALE cycle time = $6 \text{ TCL} + 2t_A + t_C + t_F$ (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			Min.	Max.	Min.	Max.	
ALE fall. edge to $\overline{\text{RdCS}}$, $\overline{\text{WrCS}}$ (with RW delay)	t_{42}	CC	$16 + t_A$	—	$\text{TCL} - 4 + t_A$	—	ns
ALE fall. edge to $\overline{\text{RdCS}}$, $\overline{\text{WrCS}}$ (no RW delay)	t_{43}	CC	$-4 + t_A$	—	$-4 + t_A$	—	ns
Address float after $\overline{\text{RdCS}}$, $\overline{\text{WrCS}}$ (with RW delay)	t_{44}	CC	—	0	—	0	ns
Address float after $\overline{\text{RdCS}}$, $\overline{\text{WrCS}}$ (no RW delay)	t_{45}	CC	—	20	—	TCL	ns
$\overline{\text{RdCS}}$ to Valid Data In (with RW delay)	t_{46}	SR	—	$16 + t_C$	—	$2\text{TCL} - 24 + t_C$	ns
$\overline{\text{RdCS}}$ to Valid Data In (no RW delay)	t_{47}	SR	—	$36 + t_C$	—	$3\text{TCL} - 24 + t_C$	ns
$\overline{\text{RdCS}}$, $\overline{\text{WrCS}}$ Low Time (with RW delay)	t_{48}	CC	$30 + t_C$	—	$2\text{TCL} - 10 + t_C$	—	ns
$\overline{\text{RdCS}}$, $\overline{\text{WrCS}}$ Low Time (no RW delay)	t_{49}	CC	$50 + t_C$	—	$3\text{TCL} - 10 + t_C$	—	ns
Data valid to $\overline{\text{WrCS}}$	t_{50}	CC	$26 + t_C$	—	$2\text{TCL} - 14 + t_C$	—	ns
Data hold after $\overline{\text{RdCS}}$	t_{51}	SR	0	—	0	—	ns
Data float after $\overline{\text{RdCS}}$	t_{52}	SR	—	$20 + t_F$	—	$2\text{TCL} - 20 + t_F$	ns
Address hold after $\overline{\text{RdCS}}$, $\overline{\text{WrCS}}$	t_{54}	CC	$20 + t_F$	—	$2\text{TCL} - 20 + t_F$	—	ns
Data hold after $\overline{\text{WrCS}}$	t_{56}	CC	$20 + t_F$	—	$2\text{TCL} - 20 + t_F$	—	ns

1) These parameters refer to the latched chip select signals ($\overline{\text{CSxL}}$). The early chip select signals ($\overline{\text{CSxE}}$) are specified together with the address and signal $\overline{\text{BHE}}$ (see figures below).

Timing Characteristics



**Figure 17 External Memory Cycle:
Multiplexed Bus, No Read/Write Delay, Normal ALE**

Timing Characteristics

Table 18 Demultiplexed Bus (Standard Supply Voltage Range)
(Operating Conditions apply)

ALE cycle time = $4 \text{ TCL} + 2t_A + t_C + t_F$ (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			Min.	Max.	Min.	Max.	
ALE high time	t_5	CC	$10 + t_A$	—	$\text{TCL} - 10 + t_A$	—	ns
Address setup to ALE	t_6	CC	$4 + t_A$	—	$\text{TCL} - 16 + t_A$	—	ns
ALE falling edge to $\overline{\text{RD}}$, $\overline{\text{WR}}$ (with RW-delay)	t_8	CC	$10 + t_A$	—	$\text{TCL} - 10 + t_A$	—	ns
ALE falling edge to $\overline{\text{RD}}$, $\overline{\text{WR}}$ (no RW-delay)	t_9	CC	$-10 + t_A$	—	$-10 + t_A$	—	ns
$\overline{\text{RD}}$, $\overline{\text{WR}}$ low time (with RW-delay)	t_{12}	CC	$30 + t_C$	—	$2\text{TCL} - 10 + t_C$	—	ns
$\overline{\text{RD}}$, $\overline{\text{WR}}$ low time (no RW-delay)	t_{13}	CC	$50 + t_C$	—	$3\text{TCL} - 10 + t_C$	—	ns
$\overline{\text{RD}}$ to valid data in (with RW-delay)	t_{14}	SR	—	$20 + t_C$	—	$2\text{TCL} - 20 + t_C$	ns
$\overline{\text{RD}}$ to valid data in (no RW-delay)	t_{15}	SR	—	$40 + t_C$	—	$3\text{TCL} - 20 + t_C$	ns
ALE low to valid data in	t_{16}	SR	—	$40 + t_A + t_C$	—	$3\text{TCL} - 20 + t_A + t_C$	ns
Address to valid data in	t_{17}	SR	—	$50 + 2t_A + t_C$	—	$4\text{TCL} - 30 + 2t_A + t_C$	ns
Data hold after $\overline{\text{RD}}$ rising edge	t_{18}	SR	0	—	0	—	ns
Data float after $\overline{\text{RD}}$ rising edge (with RW-delay ¹⁾)	t_{20}	SR	—	$26 + 2t_A + t_F^{(1)}$	—	$2\text{TCL} - 14 + 22t_A + t_F^{(1)}$	ns
Data float after $\overline{\text{RD}}$ rising edge (no RW-delay ¹⁾)	t_{21}	SR	—	$10 + 2t_A + t_F^{(1)}$	—	$\text{TCL} - 10 + 22t_A + t_F^{(1)}$	ns
Data valid to $\overline{\text{WR}}$	t_{22}	CC	$20 + t_C$	—	$2\text{TCL} - 20 + t_C$	—	ns

Timing Characteristics

Table 18 Demultiplexed Bus (Standard Supply Voltage Range) (cont'd)
(Operating Conditions apply)

ALE cycle time = 4 TCL + 2 t_A + t_C + t_F (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			Min.	Max.	Min.	Max.	
Data hold after \overline{WR}	t_{24}	CC	$10 + t_F$	—	$TCL - 10 + t_F$	—	ns
ALE rising edge after \overline{RD} , \overline{WR}	t_{26}	CC	$-10 + t_F$	—	$-10 + t_F$	—	ns
Address hold after $\overline{WR}^{(2)}$	t_{28}	CC	$0 + t_F$	—	$0 + t_F$	—	ns
ALE falling edge to $\overline{CS}^{(3)}$	t_{38}	CC	$-4 - t_A$	$10 - t_A$	$-4 - t_A$	$10 - t_A$	ns
\overline{CS} low to Valid Data In ⁽³⁾	t_{39}	SR	—	$40 + t_C + 2t_A$	—	$3TCL - 20 + t_C + 2t_A$	ns
\overline{CS} hold after \overline{RD} , $\overline{WR}^{(3)}$	t_{41}	CC	$6 + t_F$	—	$TCL - 14 + t_F$	—	ns
ALE falling edge to \overline{RdCS} , \overline{WrCS} (with RW-delay)	t_{42}	CC	$16 + t_A$	—	$TCL - 4 + t_A$	—	ns
ALE falling edge to \overline{RdCS} , \overline{WrCS} (no RW-delay)	t_{43}	CC	$-4 + t_A$	—	$-4 + t_A$	—	ns
\overline{RdCS} to Valid Data In (with RW-delay)	t_{46}	SR	—	$16 + t_C$	—	$2TCL - 24 + t_C$	ns
\overline{RdCS} to Valid Data In (no RW-delay)	t_{47}	SR	—	$36 + t_C$	—	$3TCL - 24 + t_C$	ns
\overline{RdCS} , \overline{WrCS} Low Time (with RW-delay)	t_{48}	CC	$30 + t_C$	—	$2TCL - 10 + t_C$	—	ns
\overline{RdCS} , \overline{WrCS} Low Time (no RW-delay)	t_{49}	CC	$50 + t_C$	—	$3TCL - 10 + t_C$	—	ns
Data valid to \overline{WrCS}	t_{50}	CC	$26 + t_C$	—	$2TCL - 14 + t_C$	—	ns
Data hold after \overline{RdCS}	t_{51}	SR	0	—	0	—	ns
Data float after \overline{RdCS} (with RW-delay) ⁽¹⁾	t_{53}	SR	—	$20 + t_F$	—	$2TCL - 20 + 2t_A + t_F^{(1)}$	ns

Timing Characteristics

Table 19 Demultiplexed Bus (Reduced Supply Voltage Range) (cont'd)
(Operating Conditions apply)

ALE cycle time = $4 \text{ TCL} + 2t_A + t_C + t_F$ (100 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CPU Clock = 20 MHz		Variable CPU Clock 1 / 2TCL = 1 to 20 MHz		Unit
			Min.	Max.	Min.	Max.	
Data float after $\overline{\text{RdCS}}$ (no RW-delay) ¹⁾	t_{68}	SR	–	$5 + t_F$	–	$\text{TCL} - 20 + 2t_A + t_F^{1)}$	ns
Address hold after $\overline{\text{RdCS}}$, $\overline{\text{WrCS}}$	t_{55}	CC	$-16 + t_F$	–	$-16 + t_F$	–	ns
Data hold after $\overline{\text{WrCS}}$	t_{57}	CC	$9 + t_F$	–	$\text{TCL} - 16 + t_F$	–	ns

- 1) RW-delay and t_A refer to the next following bus cycle (including an access to an on-chip X-Peripheral).
- 2) Read data are latched with the same clock edge that triggers the address change and the rising $\overline{\text{RD}}$ edge. Therefore address changes before the end of $\overline{\text{RD}}$ have no impact on read cycles.
- 3) These parameters refer to the latched chip select signals ($\overline{\text{CSxL}}$). The early chip select signals ($\overline{\text{CSxE}}$) are specified together with the address and signal $\overline{\text{BHE}}$ (see figures below).

Timing Characteristics




Figure 19 External Memory Cycle:
Demultiplexed Bus, With Read/Write Delay, Normal ALE