

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I ² S, POR, PWM, WDT
Number of I/O	26
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	38-TFSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-38-9
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1100t038f0064abxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



XMC1100 Data Sheet

Revision History: V1.7 2016-08

Previous V	/ersion: V1.6
Page	Subjects
many	Added XMC [™] trademark
Page 23	Removed ADC channels from Port I/O Functions table, which are not available in XMC1100 (G1CH0, G1CH2, G1CH3, G1CH4).
Page 36	Removed auxiliary V_{REFGND} for G1CH0, as this channel is not available in XMC1100.
Page 36	Adjusted ADC sample time and sample rate to configurable limits.
Page 46	 Flash Memory Parameters Table: Erase time per page parameter is renamed to Erase time per page / sector. Erase cycles parameter is renamed to include test condition of sum of page and sector erase cycles. Added parameter for fixed wait states configuration.

Trademarks

C166[™], TriCore[™], XMC[™] and DAVE[™] are trademarks of Infineon Technologies AG.

ARM[®], ARM Powered[®] and AMBA[®] are registered trademarks of ARM, Limited.

Cortex[®], CoreSightTM, ETMTM, Embedded Trace MacrocellTM and Embedded Trace BufferTM are trademarks of ARM, Limited.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com





About this Document

About this Document

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC1100 series devices.

The document describes the characteristics of a superset of the XMC1100 series devices. For simplicity, the various device types are referred to by the collective term XMC1100 throughout this document.

XMC[™]1000 Family User Documentation

The set of user documentation includes:

- Reference Manual
 - decribes the functionality of the superset of devices.
- Data Sheets
 - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
 - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by Users Guides and Application Notes.

Please refer to http://www.infineon.com/xmc1000 to get access to the latest versions of those documents.



Summary of Features

Table 1Synopsis of XMC1100 Device Types (cont'd)

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1100-Q040F0032	PG-VQFN-40-13	32	16
XMC1100-Q040F0064	PG-VQFN-40-13	64	16

1.3 Device Type Features

The following table lists the available features per device type.

Table 2 Features of XMC1100 Device Types¹⁾

Derivative	ADC channel
XMC1100-T016	6
XMC1100-T038	12
XMC1100-Q024	8
XMC1100-Q040	12

1) Features that are not included in this table are available in all the derivatives

Package	VADC0 G0	VADC0 G1
PG-TSSOP-16	CH0CH5	-
PG-TSSOP-38	CH0CH7	CH1, CH5 CH7
PG-VQFN-24	CH0CH7	-
PG-VQFN-40	CH0CH7	CH1, CH5 CH7

1.4 Chip Identification Number

The Chip Identification Number allows software to identify the marking. It is a 8 words value with the most significant 7 words stored in Flash configuration sector 0 (CS0) at address location : 1000 0F00_H (MSB) - 1000 0F1B_H (LSB). The least significant word and most significant word of the Chip Identification Number are the value of registers DBGROMID and IDCHIP, respectively.



2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.





Figure 4 XMC1100 PG-TSSOP-38 Pin Configuration (top view)



XMC[™]1100 AB-Step XMC[™]1000 Family

General Device Information







2.2.1 Package Pin Summary

The following general building block is used to describe each pin:

Table 5 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type
Px.y	Ν	Ν	Pad Class

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type:

- STD_INOUT (standard bi-directional pads)
- STD_INOUT/AN (standard bi-directional pads with analog input)
- High Current (high current bi-directional pads)
- STD_IN/AN (standard input pads with analog input)
- Power (power supply)

Details about the pad properties are defined in the Electrical Parameters.

Function	VQFN 40	TSSOP 38	VQFN 24	TSSOP 16	Pad Type	Notes
P0.0	23	17	15	7	STD_INOUT	
P0.1	24	18	-	-	STD_INOUT	
P0.2	25	19	-	-	STD_INOUT	
P0.3	26	20	-	-	STD_INOUT	
P0.4	27	21	-	-	STD_INOUT	
P0.5	28	22	16	8	STD_INOUT	
P0.6	29	23	17	9	STD_INOUT	
P0.7	30	24	18	10	STD_INOUT	
P0.8	33	27	19	11	STD_INOUT	
P0.9	34	28	20	12	STD_INOUT	
P0.10	35	29	-	-	STD_INOUT	
P0.11	36	30	-	-	STD_INOUT	
P0.12	37	31	21	-	STD_INOUT	

Table 6 Package Pin Mapping



Table 6Package Pin Mapping (cont'd)							
Function	VQFN 40	TSSOP 38		TSSOP 16	Pad Type	Notes	
P0.13	38	32	22	-	STD_INOUT		
P0.14	39	33	23	13	STD_INOUT		
P0.15	40	34	24	14	STD_INOUT		
P1.0	22	16	14	-	High Current		
P1.1	21	15	13	-	High Current		
P1.2	20	14	12	-	High Current		
P1.3	19	13	11	-	High Current		
P1.4	18	12	-	-	High Current		
P1.5	17	11	-	-	High Current		
P1.6	16	-	-	-	STD_INOUT		
P2.0	1	35	1	15	STD_INOUT/ AN		
P2.1	2	36	2	-	STD_INOUT/ AN		
P2.2	3	37	3	-	STD_IN/AN		
P2.3	4	38	-	-	STD_IN/AN		
P2.4	5	1	-	-	STD_IN/AN		
P2.5	6	2	-	-	STD_IN/AN		
P2.6	7	3	4	16	STD_IN/AN		
P2.7	8	4	5	1	STD_IN/AN		
P2.8	9	5	5	1	STD_IN/AN		
P2.9	10	6	6	2	STD_IN/AN		
P2.10	11	7	7	3	STD_INOUT/ AN		
P2.11	12	8	8	4	STD_INOUT/ AN		
VSS	13	9	9	5	Power	Supply GND, ADC reference GND	
VDD	14	10	10	6	Power	Supply VDD, ADC reference voltage/ ORC reference voltage	

Table 6 Package Pin Mapping (cont'd)



l able 6	ible 6 Package Pin Mapping (cont d)							
Function	VQFN 40	TSSOP 38	VQFN 24	TSSOP 16	Pad Type	Notes		
VDDP	15	10	10	6	Power	When VDD is supplied, VDDP has to be supplied with the same voltage.		
VSSP	31	25	-	-	Power	I/O port ground		
VDDP	32	26	-	-	Power	I/O port supply		
VSSP	Exp. Pad	-	Exp. Pad	-	Power	Exposed Die Pad The exposed die pad is connected internally to VSSP. For proper operation, it is mandatory to connect the exposed pad to the board ground. For thermal aspects, please refer to the Package and Reliability chapter.		

Table 6 Package Pin Mapping (cont'd)

2.2.2 Port I/O Function Description

The following general building block is used to describe the I/O functions of each PORT pin:

Table 7 Port I/O Function Description

Function	Outputs		Inputs	
	ALT1	ALTn	Input	Input
P0.0		MODA.OUT	MODC.INA	
Pn.y	MODA.OUT		MODA.INA	MODC.INB

Table 10 Hardware Controlled I/O Functions

Function		Outputs		Inputs	Pull Control				
	HWO0	HWO1	HWIO	HWI1	HW0_PD	HW0_PU	HW1_PD	HW1_PU	
P0.0									
P0.1									
P0.2									
P0.3									
P0.4									
P0.5									
P0.6									
P0.7									
P0.8									
P0.9									
P0.10									
P0.11									
P0.12									
P0.13									
P0.14									
P0.15									
P1.0		USIC0_CH0. DOUT0		USIC0_CH0. HWIN0					
P1.1		USIC0_CH0. DOUT1		USIC0_CH0. HWIN1					
P1.2		USIC0_CH0. DOUT2		USIC0_CH0. HWIN2					
P1.3		USIC0_CH0. DOUT3		USIC0_CH0. HWIN3					
P1.4									
P1.5									
P1.6									
P2.0									
P2.1									
P2.2							CCU40.OUT3	CCU40.OUT3	
P2.3									
P2.4									

Infineon

XMC[™]1100 AB-Step XMC[™]1000 Family

25

Data Sheet

V1.7, 2016-08 Subject to Agreement on the Use of Product Information



3 Electrical Parameter

This section provides the electrical parameter which are implementation-specific for the XMC1100.

3.1 General Parameters

3.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XMC1100 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

• CC

Such parameters indicate **C**ontroller **C**haracteristics, which are distinctive feature of the XMC1100 and must be regarded for a system design.

SR

Such parameters indicate **S**ystem **R**equirements, which must be provided by the application system in which the XMC1100 is designed in.



Table 13	PN-Junction Characterisitics for positive Overload							
Pad Type	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = -40 °C	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = 115 °C						
Standard, High-current, AN/DIG_IN	$V_{\rm IN} = V_{\rm DDP}$ + 0.5 V	$V_{\rm IN} = V_{\rm DDP}$ + 0.5 V						

Table 14 **PN-Junction Characterisitics for negative Overload**

Pad Type	I _{ov} = 5 mA, T _J = -40 °C	I _{ον} = 5 mA, T _J = 115 °C
Standard, High-current, AN/DIG_IN	$V_{\rm IN}$ = $V_{\rm SS}$ - 0.5 V	$V_{\rm IN}$ = $V_{\rm SS}$ - 0.5 V



Table 16 Input/Output Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Limit Values		Unit	Test Conditions	
			Min.	Max.			
Input low voltage on port pins (Large Hysteresis)	V _{ILPL}	SR	-	$0.08 \times V_{ m DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V) ¹⁰⁾	
Input high voltage on port pins (Large Hysteresis)	V_{IHPL}	SR	$0.85 \times V_{ m DDP}$	-	V	CMOS Mode (5 V, 3.3 V & 2.2 V) ¹⁰⁾	
Rise time on High	t _{HCPR}	CC	_	9	ns	50 pF @ 5 V ²⁾	
Current Pad ¹⁾			_	12	ns	50 pF @ 3.3 V ³⁾	
			-	25	ns	50 pF @ 1.8 V ⁴⁾	
Fall time on High	t _{HCPF}	CC	_	9	ns	50 pF @ 5 V ²⁾	
Current Pad ¹⁾			_	12	ns	50 pF @ 3.3 V ³⁾	
			-	25	ns	50 pF @ 1.8 V ⁴⁾	
Rise time on Standard	t _R	CC	-	12	ns	50 pF @ 5 V ⁵⁾	
Pad ¹⁾			-	15	ns	50 pF @ 3.3 V ⁶⁾	
			-	31	ns	50 pF @ 1.8 V ⁷⁾	
Fall time on Standard	t _F C	t _F CC	-	12	ns	50 pF @ 5 V ⁵⁾	
Pad ¹⁾			-	15	ns	50 pF @ 3.3 V ⁶⁾	
			-	31	ns	50 pF @ 1.8 V ⁷⁾	
Input Hysteresis ⁸⁾	HYS CO	СС	$\begin{array}{c} 0.08 \times \ V_{ m DDP} \end{array}$	-	V	CMOS Mode (5 V), Standard Hysteresis	
			$0.03 imes V_{ m DDP}$	-	V	CMOS Mode (3.3 V), Standard Hysteresis	
			$0.02 imes V_{ m DDP}$	-	V	CMOS Mode (2.2 V), Standard Hysteresis	
			$0.5 imes V_{ m DDP}$	$0.75 imes V_{ m DDP}$	V	CMOS Mode(5 V), Large Hysteresis	
			$0.4 imes V_{ m DDP}$	$0.75 imes V_{ m DDP}$	V	CMOS Mode(3.3 V), Large Hysteresis	
			$0.2 imes V_{ m DDP}$	$0.65 \times V_{ m DDP}$	V	CMOS Mode(2.2 V), Large Hysteresis	



- Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.
- 9) An additional error current (I_{INJ}) will flow if an overload current flows through an adjacent pin.
- 10) However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V_{DDP} is powered off.



Table 17 ADC Cha	(Operating Conditions apply)'' (cont'd)					
Parameter	Symbol		Value	s	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Maximum sample rate in 8-bit mode ³⁾	f_{C8} CC	-	-	f _{ADC} / 38.5	-	1 sample pending
		-	-	f _{ADC} / 54.5	-	2 samples pending
RMS noise ⁴⁾	EN _{RMS} CC	-	1.5	-	LSB 12	DC input, $V_{DD} = 5.0 \text{ V},$ $V_{AIN} = 2.5 \text{ V},$ 25°C
DNL error	EA _{DNL} CC	-	±2.0	-	LSB 12	
INL error	EA _{INL} CC	-	±4.0	-	LSB 12	
Gain error with external reference	EA _{GAIN} CC	-	±0.5	-	%	SHSCFG.AREF = 00 _B (calibrated)
Gain error with internal reference ⁵⁾	EA _{GAIN} CC	-	±3.6	-	%	SHSCFG.AREF = 1X _B (calibrated), -40°C - 105°C
		-	±2.0	-	%	SHSCFG.AREF = $1X_B$ (calibrated), $0^{\circ}C - 85^{\circ}C$
Offset error	EA _{OFF} CC	-	±8.0	-	mV	Calibrated, $V_{\rm DD}$ = 5.0 V

Table 17 ADC Characteristics (Operating Conditions apply)¹⁾ (cont'd)

1) The parameters are defined for ADC clock frequency f_{SH} = 32MHz.

2) No pending samples assumed, excluding sampling time and calibration.

3) Includes synchronization and calibration (average of gain and offset calibration).

4) This parameter can also be defined as an SNR value: SNR[dB] = $20 \times \log(A_{MAXeff} / N_{RMS})$. With $A_{MAXeff} = 2^N / 2$, SNR[dB] = $20 \times \log (2048 / N_{RMS})$ [N = 12]. $N_{RMS} = 1.5$ LSB12, therefore, equals SNR = $20 \times \log (2048 / 1.5) = 62.7$ dB.

5) Includes error from the reference voltage.



3.2.3 Temperature Sensor Characteristics

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Measurement time	t _M CC	_	-	10	ms	
Temperature sensor range	$T_{\rm SR}{ m SR}$	-40	_	115	°C	
Sensor Accuracy ¹⁾	$T_{\text{TSAL}} \operatorname{CC}$	-6	-	6	°C	<i>T</i> _J > 20°C
		-10	—	10	°C	$0^{\circ}C \le T_{J} \le 20^{\circ}C$
		-18	-	18	°C	$-25^{\circ}C \le T_{J} < 0^{\circ}C$
		-31	-	31	°C	$-40^{\circ}C \le T_{J} < -25^{\circ}C$
Start-up time after enabling	t _{TSSTE} SR	-	-	15	μS	

Table 18 Temperature Sensor Characteristics

1) The temperature sensor accuracy is independent of the supply voltage.



Figure 11 shows typical graphs for active mode supply current for $V_{DDP} = 5V$, $V_{DDP} = 3.3V$, $V_{DDP} = 1.8V$ across different clock frequencies.




Figure 11 Active mode, a) peripherals clocks enabled, b) peripherals clocks disabled: Supply current I_{DDPA} over supply voltage V_{DDP} for different clock frequencies

43




3.3.4 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
SWDCLK high time	t ₁ SR	50	-	500000	ns	-
SWDCLK low time	t ₂ SR	50	_	500000	ns	-
SWDIO input setup to SWDCLK rising edge	t ₃ SR	10	-	-	ns	-
SWDIO input hold after SWDCLK rising edge	t ₄ SR	10	-	-	ns	-
SWDIO output valid time	t ₅ CC	-	-	68	ns	C _L = 50 pF
after SWDCLK rising edge		-	-	62	ns	C _L = 30 pF
SWDIO output hold time from SWDCLK rising edge	t ₆ CC	4	-	-	ns	

Table 25	SWD Interface Timing Parameters (Operating Conditions apply)



52






Table 30 USIC IIC Fast Mode Timing¹⁾

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Fall time of both SDA and SCL	t ₁ CC/SR	20 + 0.1*C _b	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	20 + 0.1*C _b	-	300	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	100	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}{\rm SR}$	-	-	400	pF	


1) Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

2) C_b refers to the total capacitance of one bus line in pF.



Package and Reliability

4.2 Package Outlines





Quality Declaration

5 Quality Declaration

Table 34 shows the characteristics of the quality parameters in the XMC1100.

Table 34 Quality Parameters

Parameter	Symbol	Limit V	alues	Unit	Notes	
		Min.	Max.			
ESD susceptibility according to Human Body Model (HBM)	V _{HBM} SR	-	2000	V	Conforming to EIA/JESD22- A114-B	
ESD susceptibility according to Charged Device Model (CDM) pins	$V_{\rm CDM}$ SR	-	500	V	Conforming to JESD22-C101-C	
Moisture sensitivity level	MSL CC	-	3	-	JEDEC J-STD-020D	
Soldering temperature	$T_{ m SDR}$ SR	-	260	°C	Profile according to JEDEC J-STD-020D	