



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO, UART/USART
Peripherals	PWM, WDT
Number of I/O	88
Program Memory Size	66KB (66K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 15x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/sanyo-denki-sanups-products/lc87f5n62bu-qip-e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

■Minimum Instruction Cycle Time (tCYC)

250ns (12MHz)
 375ns (8MHz)
 1.5μs (2MHz)
 VDD=2.8 to 5.5V
 VDD=2.5 to 5.5V
 VDD=2.2 to 5.5V

■Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1-bit units 64 (P1n, P2n, P3n, P70 to P73, P8n, PAn, PBn, PCn,

S2Pn, PWM0, PWM1, XT2)

16 (PEn, PFn)

Ports whose I/O direction can be designated in 2-bit units

Ports whose I/O direction can be designated in 4-bit units 8 (P0n)

Normal withstand voltage input port
 Dedicated oscillator ports
 1 (XT1)
 2 (<u>CF1</u>, CF2)

• Reset pins 1 (RES)

• Power pins 8 (VSS1 to VSS4, VDD1 to VDD4)

■Timers

• Timer 0: 16-bit timer/counter with a capture register

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture registers) ×2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture registers)

+ 8-bit counter (with an 8-bit capture registers)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with 16-bit capture registers)

Mode 3: 16-bit counter (with 16-bit capture registers)

• Timer 1: 16-bit timer/counter that support PWM/toggle output

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter(with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also from the lower-order 8-bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM.)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts programmable in 5 different time schemes.

■High-speed Clock Counter

- 1) Can count clocks with a maximum clock rate of 24MHz (at a main clock of 12MHz).
- 2) Can generate output real-time.

■SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 256 bits, specifiable in 1-bit units, suspension and resumption of data transmission possible in 1-byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface

Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)

Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)

Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)

Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

- SIO2: 8 bit synchronous serial interface
 - 1) LSB first mode
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 32 bytes)

■UART: 2 channels

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2 bit in continuous transmission mode)
- Built-in baudrate generator (with baudrates of 16/3 to 8192/3 tCYC)

■AD Converter: 8 bits × 15 channels

- ■PWM: Multifrequency 12-bit PWM × 4 channels
- ■Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)
 - 1) Noise filtering function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)
 - 2) The noise filtering function is available for the INT3, T0IN, or T0HCP signal at P73. When P73 is read with an instruction, the signal level at that pin is read regardless of the availability of the noise filtering function.

■Watchdog Timer

- External RC watchdog timer
- Interrupt and reset signals selectable

■Clock Output Function

- 1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.
- 2) Able to output oscillation clock of sub clock.

■Interrupts

- 29 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/base timer0/base timer1
5	00023H	H or L	T0H/INT6
6	0002BH	H or L	T1L/T1H/INT7
7	00033H	H or L	SIO0/UART1 receive/UART2 receive
8	0003BH	H or L	SIO/SIO2/UART1 transmit/UART2 transmit
9	00043H	H or L	ADC/T6/T7/PWM4, PWM5
10	0004BH	H or L	Port 0/T4/T5/PWM0, PWM1

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- ■Subroutine Stack Levels: 1024 levels maximum (the stack is allocated in RAM)

■High-speed Multiplication/Division Instructions

• 16-bits × 8-bits (5 tCYC execution time)

• 24-bits × 16-bits (12 tCYC execution time)

• 16-bits ÷ 8-bits (8 tCYC execution time)

• 24-bits ÷ 16-bits (12 tCYC execution time)

■Oscillation Circuits

• RC oscillation circuit (internal) : For system clock


CF oscillation circuit
 Crystal oscillation circuit
 For system clock, with internal Rf
 For low-speed system clock


• Multifrequency RC oscillation circuit (internal) : For system clock

Package Dimensions

unit: mm (typ)


3151A





QIP100E(14×20) "Lead-free Type"

System Block Diagram



Pin Description

Pin Name	1/0			Desc	cription			Option
	1/0	- Power supply pi	n	DC3(оприон			No
V _{SS} 1, V _{SS} 2 V _{SS} 3, V _{SS} 4	_	- Fower supply pr	"					NO
	_	. Dower cumply p	in					No
V _{DD} 1, V _{DD} 2	-	+ Power supply p	111					INO
V _{DD} 3, V _{DD} 4	1/0	- 0 bit 1/0 t						
Port 0	I/O	• 8-bit I/O port	4 64					Yes
P00 to P07		I/O specifiable in		and off in 4 bit	unita			
		Pull-up resistor HOLD release in		i and on in 4-bit	units			
		Port 0 interrupt in a serior of the ser	•					
		Pin functions	прис					
		P05: System clo	ock output					
		P06: Timer 6 to	•					
		P07: Timer 7 to						
Port 1	I/O	• 8-bit I/O port	99					Yes
P10 to P17	1	I/O specifiable in	n 1-bit units					
FIOLOFII		Pull-up resistor		and off in 1-bit	units			
		Pin functions						
		P10: SIO0 data	output					
		P11: SIO0 data						
		P12: SIO0 clock	I/O					
		P13: SIO1 data	output					
		P14: SIO1 data	input, bus I/O					
		P15: SIO1 clock	: I/O					
		P16: Timer 1 P\	VML output					
		P17: Timer 1 P\	VMH output, Be	eper output				
Port 2	I/O	• 8-bit I/O port						Yes
P20 to P27		I/O specifiable in						
		Pull-up resistor	can be turned or	and off in 1-bit	units			
		Other functions						
		P20: INT4 input	<u>-</u>		-	apture input/		
			apture input/INT	=				
		P21 to P23: INT	•	eset input/timer	1 event input/tim	er 0L capture in	put/	
			apture input		:t/ti			
		P24: INT5 input	•		•			
			apture input/INT	=			nut/	
		P25 to P27: INT	apture input	set input/time	r event input/tim	lei or capitile ili	puv	
		Interrupt acknow	•					
		Interrupt deknov	vicage type		Rising/			
			Rising	Falling	Falling	H level	L level	
		INT4	enable	enable	enable	disable	disable	
		INT5	enable	enable	enable	disable	disable	
		INT6	enable	enable	enable	disable	disable	
		INT7	enable	enable	enable	disable	disable	
Port 3	I/O	• 7-bit I/O port						Yes
	.,,	I/O specifiable in	1-bit units					100
P30 to P36		Pull-up resistor		and off in 1-bit	units			
		Pin functions						
			P30: PWM4 output					
			P31: PWM5 output					
			P32: UART1 transmit					
		P33: UART1 red	P33: UART1 receive					
		P34: UART2 tra	nsmit					
		P35: UART2 red	ceive					

Continued on next page.

Continued from preceding page.

Continued from pre Pin Name	I/O	ĺ		Des	cription				Option
Port 7	I/O	• 4-bit I/O port							No
P70 to P73		I/O specifiable in 1	-bit units						
17010170		Pull-up resistor car	n be turned	on and off in 1-bi	t units				
		Other functions							
		P70: INT0 input/H	OLD release	input/Timer 0L o	apture input/Ou	tput for watchdo	g timer		
		P71: INT1 input/H	OLD release	input/Timer 0H	capture input				
		P72: INT2 input/H	OLD release	e input/Timer 0 ev	ent input/Timer	0L capture input			
		P73: INT3 input wi	ith noise filte	er/Timer 0 event i	nput/Timer 0H c	apture input			
		Interrupt acknowle	dge type					_	
			Rising	Falling	Rising/	H level	L level		
					Falling				
		INT0	enable	enable	disable	enable	enable		
		INT1	enable	enable	disable	enable	enable		
		INT2	enable	enable	enable	disable	disable		
		INT3	enable	enable	enable	disable	disable		
		AD converter input	it port: AN8	(P70), AN9 (P71)					
Port 8	I/O	8-bit I/O port							No
P80 to P87		I/O specifiable in 1	-bit units						
		Other functions							
		P80 to P87: AD co	nverter inpu	ıt port					
Port A	I/O	• 6-bit I/O port	1.00						Yes
PA0 to PA5		I/O specifiable in 1		an and aff in 1 hi	ita				
Dort P	I/O	Pull-up resistor car Pull-up resistor car	n be turned	on and on in 1-bi	units				Von
Port B	1/0	8-bit I/O portI/O specifiable in 1	hit unite						Yes
PB0 to PB7		Pull-up resistor car		on and off in 1-hi	t units				
Port C	I/O	8-bit I/O port	n be tarried	on and on in 1 bi	unito				Yes
	1/0	I/O specifiable in 1	-hit units						100
PC0 to PC7		Pull-up resistor car		on and off in 1-bi	t units				
		• Pin functions							
		DBGP0 to DBGP2	(PC5 to PC	7): On-chip Debu	ıaaer				
Port E	I/O	• 8-bit I/O port	,	, ,					No
PE0 to PE7		I/O specifiable in 2	-bit units						
		Pull-up resistor car	n be turned	on and off in 1-bi	t units				
Port F	I/O	• 8-bit I/O port							No
PF0 to PF7		I/O specifiable in 2	-bit units						
		Pull-up resistor car	n be turned	on and off in 1-bi	t units				
SIO2 Port	I/O	• 4-bit I/O port							No
SI2P0 to SI2P3		I/O specifiable in 1	-bit units						
		Shared functions:							
		SI2P0: SIO2 data							
		SI2P1: SIO2 data	-						
		SI2P2: SIO2 clock		t					
DIAMAG DIAMAG		SI2P3: SIO2 clock	•						A.I.
PWM0, PWM1	0	PWM0, PWM1 out Congrel purpose I							No
RES		General-purpose I Peact pin	o avallable						Na
	<u>!</u>	Reset pin							No
XT1	I	• Input terminal for 3	32.768kHz X	tal oscillation					No
		Shared functions: ANIAN AD convert	an lacut						
		AN10: AD convert							
		General-purpose i		not to be used					
\/T0		Must be connected							
XT2	I/O	Output terminal for	32.768kHz	X'tal oscillation					No
		Shared functions:							
		AN11: AD convert							
		General-purpose I	-						
054		Must be set for os		керt open if not t	o be used.				KI.
CF1	<u> </u>	Ceramic resonator i	-						No
CF2	0	Ceramic resonator of	output pin						No


Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port	Options Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	N-channel open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P20 to P27	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P30 to P36	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P70	-	No	N-channel open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P87	-	No	N-channel open drain	No
PA0 to PA5	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PB0 to PB7	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PC0 to PC7	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PE0 to PE7	-	No	CMOS	Programmable
PF0 to PF7	-	No	CMOS	Programmable
SI2P0, SI2P2 SI2P3	-	No	CMOS	No
SI2P1	-	No	CMOS (when selected as ordinary port) N-channel open drain (When SIO2 data is selected)	No
PWM0, PWM1	-	No	CMOS	No
XT1	-	No	Input only	No
XT2	-	No	Output for 32.768kHz quartz oscillator N-channel open drain (when in general-purpose No output mode)	No


Note 1: Programmable pull-up resistors for port 0 are controlled in 4-bit units (P00 to 03, P04 to 07).

(Example 1) When backup is active in the HOLD mode, the high level of the port outputs is supplied by the backup capacitors.



^{*1:} Make the following connection to minimize the noise input to the V_{DD1} pin and prolong the backup time. Be sure to electrically short the V_{SS1} , V_{SS2} , V_{SS3} and V_{SS4} pins.

(Example 2) The high-level output at the ports is unstable when the HOLD mode backup is in effect.



				, 225	, 22 .	Speci	fication	
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Maximum Supply voltage	V _{DD} max	V _{DD} 1, V _{DD} 2, V _{DD} 3, V _{DD} 4	V _{DD} 1=V _{DD} 2=V _{DD} 3=V _{DD} 4		-0.3		+6.5	
Input voltage	V _I (1)	XT1, CF1			-0.3		V _{DD} +0.3	
Input/Output Voltage	V _{IO} (1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1, XT2			-0.3		V _{DD} +0.3	V
Peak output current	IOPH(1)	Ports 0, 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3	CMOS output select per 1 application pin		-10			
	IOPH(2)	PWM0, PWM1	Per 1 application pin.		-20			
	IOPH(3)	P71 to P73	Per 1 application pin.		-5			
Average output current (Note1-1)	IOMH(1)	Ports 0, 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3	CMOS output select per 1 application pin		-7.5			
.	IOMH(2)	PWM0, PWM1	Per 1 application pin.		-10			
ırren	IOMH(3)	P71 to P73	Per 1 application pin.		-3			
Total output	ΣΙΟΑΗ(1)	P71 to P73	Total of all applicable pins		-10			
Total output current current	ΣΙΟΑΗ(2)	PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins		-25			mA
h le	ΣΙΟΑΗ(3)	Port 0	Total of all applicable pins		-25			
Hig	ΣΙΟΑΗ(4)	Port 0 PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins		-45			
	ΣΙΟΑΗ(5)	Ports 2, 3, B	Total of all applicable pins		-25			
	ΣΙΟΑΗ(6)	Ports A, C	Total of all applicable pins		-25			
	ΣΙΟΑΗ(7)	Ports 2, 3, A, B, C	Total of all applicable pins		-45			
	ΣΙΟΑΗ(8)	Port F	Total of all applicable pins		-25			
	ΣΙΟΑΗ(9)	Ports 1, E	Total of all applicable pins		-25			
	ΣΙΟΑΗ(10)	Ports 1, E, F	Total of all applicable pins		-45			

Note 1-1: Average output current is average of current in 100ms interval.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pins/Remarks	Conditions			Specif	fication	
Faiametei	Symbol	Filis/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Peak output current	IOPL(1)	P02 to P07 Ports 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1	Per 1 application pin.				20	
	IOPL(2)	P00, P01	Per 1 application pin.				30	
	IOPL(3)	Ports 7, 8, XT2	Per 1 application pin.				10	
Average output current (Note1-1)	IOML(1)	P02 to P07 Ports 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1	Per 1 application pin.				15	
ent	IOML(2)	P00, P01	Per 1 application pin.				20	
Total output current	IOML(3)	Ports 7, 8, XT2	Per 1 application pin.				7.5	
Total output	ΣIOAL(1)	Port 7, XT2	Total of all applicable pins				15	A
current	ΣIOAL(2)	Port 8	Total of all applicable pins				15	mA
v lev	ΣIOAL(3)	Ports 7, 8, XT2	Total of all applicable pins				20	
Po	ΣIOAL(4)	PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins				45	
	ΣIOAL(5)	Port 0	Total of all applicable pins				45	
	ΣIOAL(6)	Port 0 PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins				80	
	ΣIOAL(7)	Ports 2, 3, B	Total of all applicable pins				45	
	ΣIOAL(8)	Ports A, C	Total of all applicable pins				45	
	ΣIOAL(9)	Ports 2, 3, A, B, C	Total of all applicable pins				80	
	ΣIOAL(10)	Port F	Total of all applicable pins				45	
	ΣIOAL(11)	Ports 1, E	Total of all applicable pins				45	
	ΣIOAL(12)	Ports 1, E, F	Total of all applicable pins				80	
Maximum power dissipation	Pd max	QIP100E(14×20)	Ta=-40 to +85°C				320	mW
Operating ambient temperature	Topr				-40		+85	°C
Storage ambient temperature	Tstg				-55		+125	

Note 1-1: Average output current is average of current in 100ms interval.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

 $\textbf{Recommended Operating Conditions} \ \ \text{at } Ta = -40^{\circ}C \ \ \text{to} \ +85^{\circ}C, \ V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$

Dorometer	Cumahad	Dina/Damarka	Conditions		1 , 29-		ication	
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1=V _{DD} 2	0.245μs≤ tCYC≤200μs		2.8		5.5	
supply voltage		=V _{DD} 3=V _{DD} 4	0.367μs≤ tCYC≤200μs		2.5		5.5	
(Note2-1)			1.470μs≤ tCYC≤200μs		2.2		5.5	
Memory sustaining supply voltage	VHD	V _{DD} 1=V _{DD} 2 =V _{DD} 3=V _{DD} 4	RAM and register contents in HOLD mode.		2.0		5.5	
High level input voltage	V _{IH} (1)	Ports 1, 2, 3 SI2P0 to SI2P3 P71 to P73 P70 port input/ interrupt side		2.2 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (2)	Ports 0, 8 Ports A, B, C, E, F PWM0, PWM1		2.2 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (3)	P70 Watchdog timer side		2.2 to 5.5	0.9V _{DD}		V_{DD}	٧
	V _{IH} (4)	XT1, XT2, CF1, RES		2.2 to 5.5	0.75V _{DD}		V _{DD}	
Low level input voltage	V _{IL} (1)	Ports 1, 2, 3 SI2P0 to SI2P3 P71 to P73		4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
		P70 port input/ interrupt		2.2 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (2)	Ports 0, 8 Ports A, B, C, E, F		2.5 to 5.5	V _{SS}		0.15V _{DD} +0.4	
		PWM0, PWM1		2.2 to 5.5	V _{SS}		0.2V _{DD}	
	V _{IL} (5)	Port 70 Watchdog Timer		2.5 to 5.5	V _{SS}		0.8V _{DD} -1.0	
	V _{IL} (6)	XT1, XT2, CF1, RES		2.5 to 5.5	V _{SS}		0.25V _{DD}	
Instruction cycle	tCYC			2.8 to 5.5	0.245		200	
time	(Note2-2)			2.5 to 5.5	0.367		200	μs
				2.2 to 5.5	1.470		200	
External system clock frequency	FEXCF(1)	CF1	CF2 pin open System clock frequency	2.8 to 5.5	0.1		12	
			division rate=1/1 • External system clock	2.5 to 5.5	0.1		8	
			duty=50±5%	2.2 to 5.5	0.1		2	MHz
			CF2 pin open	2.8 to 5.5	0.2		24.4	
			System clock frequency division rate=1/2	2.5 to 5.5	0.2		16	
				2.2 to 5.5	0.2		4	
Oscillation frequency	FmCF(1)	CF1, CF2	12MHz ceramic oscillation See Fig. 1.	2.8 to 5.5		12		
Range (Note2-3)	FmCF(2)	CF1, CF2	8MHz ceramic oscillation See Fig. 1.	2.5 to 5.5		8		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation See Fig. 1.	2.2 to 5.5		4		MHz
	FmRC		Internal RC oscillation	2.2 to 5.5	0.3	1.0	2.0	
	FmMRC		Frequency variable RC oscillation	2.2 to 5.5		16		
F	FsX'tal	XT1, XT2	32.768kHz crystal oscillation. See Fig. 2.	2.2 to 5.5		32.768		kHz

Note 2-1: V_{DD} must be held greater than or equal to 2.7V in the flash ROM onboard programming mode.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Serial I/O Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$

1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	_		O. made al	Pins	O and distance			Speci	fication	
	Pi	arameter	Symbol	/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	• See Fig. 6.		2			
		Low level pulse width	tSCKL(1)				1			
		High level pulse width	tSCKH(1)				1			
	Input clock		tSCKHA(1a)		Continuous data transmission/reception mode SIO2 is not in use simultaneous. See Fig. 6. (Note 4-1-2)	2.2 to 5.5	4			tCYC
Serial clock			tSCKHA(1b)		Continuous data transmission/reception mode SIO2 is in use simultaneous. See Fig. 6. (Note 4-1-2)		6			
Serial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected. See Fig. 6.		4/3			
		Low level pulse width	tSCKL(2)					1/2		1001
		High level pulse width	tSCKH(2)					1/2		tSCK
	Output clock	Output clock	tSCKHA(2a)		Continuous data transmission/reception mode SIO2 is not in use simultaneous. CMOS output selected. See Fig. 6.	2.2 to 5.5	tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	
			tSCKHA(2b)		Continuous data transmission/reception mode SIO2 is in use simultaneous. CMOS output selected. See Fig. 6.		tSCKH(2) +2tCYC		tSCKH(2) +(16/3) tCYC	tCYC
nput	Da	ta setup time	tsDI(1)	SI0(P11), SB0(P11)	Must be specified with respect to rising edge of SIOCLK See fig. 6.		0.03			
Serial input	Da	ta hold time	thDI(1)		George of	2.2 to 5.5	0.03			
	clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11),	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.05	
output	Output clock Input clock		tdD0(2)		Synchronous 8-bit mode. (Note 4-1-3)	224255			1tCYC +0.05	μs
Serial			tdD0(3)		• (Note 4-1-3)	2.2 to 5.5			(1/3)tCYC +0.05	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SI0RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

3. SIO2 Serial I/O Characteristics (Note 4-3-1)

	Dr	arameter	Symbol	Pins/	Conditions			Spec	cification	
	Г c	irameter	Symbol	Remarks	Conditions	V _{DD} [V]	min.	typ	max.	unit
		Frequency	tSCK(5)	SCK2 (SI2P2)	• See Fig. 6.		2			
		Low level pulse width	tSCKL(5)				1			
		High level pulse width	tSCKH(5)				1			
	Input clock	•	tSCKHA(5a)		Continuous data transmission/ reception mode of SIO0 is not in use simultaneous. See Fig. 6. (Note 4-3-2)	2.2 to 5.5	4			tCYC
Serial clock			tSCKHA(5b)		Continuous data transmission/ reception mode of SIO0 is in use simultaneous. See Fig. 6. (Note 4-3-2)		7			
Seria		Frequency	tSCK(6)	SCK2 (SI2P2),	CMOS output selected. See Fig. 6.		4/3			
		Low level pulse width	tSCKL(6)	SCK2O (SI2P3)				1/2		tSCK
		High level pulse width	tSCKH(6)					1/2		ISCK
	Output clock		tSCKHA(6a)		Continuous data transmission/ reception mode of SIO0 is not in use simultaneous. CMOS output selected. See Fig. 6.	2.2 to 5.5	tSCKH(6) +(5/3)tCYC		tSCKH(6) +(10/3)tCYC	101/0
			tSCKHA(6b)		Continuous data transmission/reception mode of SIO0 is in use simultaneous. CMOS output selected. See Fig. 6.		tSCKH(6) +(5/3)tCYC		tSCKH(6) +(19/3)tCYC	tCYC
input	Da	ta setup time	tsDI(3)	SI2(SI2P1), SB2(SI2P1)	Must be specified with respect to rising edge of SIOCLK See fig. 6.		0.03			
Serial input	Da	ta hold Time	thDI(3)			2.2 to 5.5	0.03			
Serial output	Ou	tput delay e	tdD0(5)	SO2 (SI2P0), SB2(SI2P1)	Must be specified with respect to falling edge of SIOCLK Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.	2.2 to 5.5			(1/3)tCYC +0.05	нѕ µѕ

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-2: To use serial-clock-input, a time from SI2RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Pulse Input Conditions at Ta = -40°C to +85°C, $V_SS1 = V_SS2 = V_SS3 = V_SS4 = 0V$

Parameter	Cumbal	Pins/Remarks	Conditions			Speci	fication	
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level	tPIH(1)	INT0(P70),	Interrupt source flag can be set.					
pulse width	tPIL(1)	INT1(P71),	Event inputs for timer 0 or 1 are					
		INT2(P72)	enabled.					
		INT4(P20 to P23),		2.2 to 5.5	1			
		INT5(P24 to P27),						
		INT6(P20)						
		INT7(P24)						tCYC
	tPIH(2)	INT3(P73) when noise filter	Interrupt source flag can be set.	2.2 to 5.5	2			
	tPIL(2)	time constant is 1/1.	Event inputs for timer 0 are enabled.	2.2 10 5.5	2			
	tPIH(3)	INT3(P73)(The noise rejection	Interrupt source flag can be set.	2.2 to 5.5	64			
	tPIL(3)	clock is selected to 1/32.)	Event inputs for timer 0 are enabled.	2.2 10 5.5	64			
	tPIH(4)	INT3(P73)(The noise rejection	Interrupt source flag can be set.	224055	256			
	tPIL(4)	clock is selected to 1/128.)	Event inputs for timer 0 are enabled.	2.2 to 5.5	256			
	tPIL(5)	RES	Reset acceptable.	2.2 to 5.5	200			μs

AD Converter Characteristics at Ta = -40°C to +85°C, $V_SS1 = V_SS2 = V_SS3 = V_SS4 = 0V$

						Specifi	cation	
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P80) to		3.0 to 5.5		8		bit
Absolute accuracy	ET	AN7(P87), AN8(P70),	(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD	AN9(P71), AN10(XT1), AN11(XT2),	AD conversion time=32×tCYC (when ADCR2=0) (Note 6-2)	4.5 to 5.5	11.74 (tCYC= 0.367μs)		97.92 (tCYC= 3.06μs)	
		AN12(PA3), AN13(PA4), AN14(PA5)		3.0 to 5.5	23.53 (tCYC= 0.735μs)		97.92 (tCYC= 3.06μs)	
			AD conversion time=64×tCYC (when ADCR2=1) (Note 6-2)	4.5 to 5.5	15.68 (tCYC= 0.245μs)		97.92 (tCYC= 1.53μs)	μs
				3.0 to 5.5	23.49 (tCYC= 0.367μs)		97.92 (tCYC= 1.53μs)	
Analog input voltage range	VAIN			3.0 to 5.5	V _{SS}		V _{DD}	٧
Analog port	IAINH		VAIN=V _{DD}	3.0 to 5.5			1	4
input current	IAINL		VAIN=V _{SS}	3.0 to 5.5	-1			μΑ

Note 6-1: The quantization error ($\pm 1/2$ LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the complete digital value corresponding to the analog input value is loaded in the required register.

Continued from preceding page.

Parameter	Symbol	Pins/Remarks	Conditions		Specification				
Farameter	Symbol	FIIIS/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
HALT mode consumption current (Note 7-1)	IDDHALT(4)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3 =V _{DD} 4	HALT mode FmCF=4MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode	4.5 to 5.5		1.1	2.6		
	IDDHALT(5)		System clock set to 4MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio.	2.2 to 4.5		0.57	1.5		
	IDDHALT(6)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode	4.5 to 5.5		0.38	1.0	mA	
	IDDHALT(7)		System clock set to internal RC oscillation frequency variable RC oscillation stopped 1/2 frequency division ratio.	2.2 to 4.5		0.19	0.8	IIIA	
	IDDHALT(8)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode.	4.5 to 5.5		1.15	4.2		
	IDDHALT(9)		System clock set to 1MHz with frequency variable RC oscillation Internal RC oscillation stopped 1/2 frequency division ratio.	2.2 to 4.5		0.57	3.0		
	IDDHALT(10)		HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode.	4.5 to 5.5		20	77		
	IDDHALT(11)		 System clock set to 32.768kHz side. Internal RC oscillation stopped frequency variable RC oscillation stopped 1/2 frequency division ratio. 	2.2 to 4.5		6	70	μА	
HOLD mode IDDHOLD(1)		V _{DD} 1	• HOLD mode	4.5 to 5.5		0.04	19		
consumption current	• CF1=V _{DD} or open (External clock mode		• CF1=V _{DD} or open (External clock mode)	2.2 to 4.5		0.02	14		
Timer HOLD mode	IDDHOLD(3)		Timer HOLD mode CF1=VDD or open (External clock mode)	4.5 to 5.5		17	70		
consumption current	IDDHOLD(4)		FmX'tal=32.768kHz by crystal oscillation mode	2.2 to 4.5		4	55		

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

F-ROM Programming Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$, VSS1 = VSS2 = VSS3 = VSS4 = 0V

	<u> </u>	<u> </u>		, 55	55	55	55	
6	0 1 1	D:/D	O a maliti a a a		Specification			
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	V _{DD} [V] min typ max		unit	
Onboard	IDDFW(1)	V _{DD} 1	Without CPU current					
programming				2.7 to 5.5		5	10	mA
current								
Programming	tFW(1)		Erasing	2.7 to 5.5		20	30	ms
time	tFW(2)		programming	2.7 to 5.5		40	60	μs

UART (Full Duplex) Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$


D	0	D' /D 1	O a madistica ma					
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Transfer rate	UBR, UBR2	UTX1(P32),						
		RTX1(P33),	1(P33),	2.5 to 5.5	5.5 16/3		8192/3	tCYC
		UTX2(P33),		2.5 10 5.5				icic
	RTX2(P34)							

Data length: 7/8/9 bits (LSB first)


Stop bits : 1-bit (2-bit in continuous data transmission)

Parity bits : None

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data = 55H)




Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data = 55H)



VDD1, VSS1 Terminal Condition

It is necessary to place capacitors between $V_{\mbox{\scriptsize DD}}1$ and $V_{\mbox{\scriptsize SS}}1$ as describe below.

- Place capacitors as close to V_{DD}1 and V_{SS}1 as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L1 = L1', L2 = L2').
- Place high capacitance capacitor C1 and low capacitance capacitor C2 in parallel.
- \bullet Capacitance of C2 must be more than 0.1 $\mu F.$
- Use thicker pattern for V_{DD}1 and V_{SS}1.



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

Nominal Frequency	Vendor	Oscillator Name	Circuit Constant				Operating Voltage	Oscillation Stabilization Time		D 1	
	Name		C1	C2	Rf1	Rd1	Range	typ	max	Remarks	
			[pF]	[pF]	[Ω]	[Ω]	[V]	[ms]	[ms]		
12MHz	10MHz 8MHz MURATA		CSTCE12M0G52-R0	(10)	(10)	Open	470	2.5 to 5.5	0.03	0.5	Internal C1,C2
400411-		CSTCE10M0G52-R0	(10)	(10)	Open	680	2.4 to 5.5	0.03	0.5	Internal C1,C2	
10MHZ			CSTLS10M0G53-B0	(15)	(15)	Open	680	2.5 to 5.5	0.03	0.5	Internal C1,C2
ONAL I—		CSTCE8M00G52-R0	(10)	(10)	Open	1k	2.3 to 5.5	0.03	0.5	Internal C1,C2	
8IVIHZ			CSTLS8M00G53-B0	(15)	(15)	Open	1k	2.5 to 5.5	0.03	0.5	Internal C1,C2
4MHz		CSTCR4M00G53-R0	(15)	(15)	Open	1.5k	2.2 to 5.5	0.03	0.5	Internal C1,C2	
		CSTLS4M00G53-B0	(15)	(15)	Open	1.5k	2.2 to 5.5	0.03	0.5	Internal C1,C2	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Fig. 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal Vendor Frequency Name	Vendor	Oscillator Name	Circuit Constant				Operating Voltage	Oscillation Stabilization Time			
	Name		C3 [pF]	C4 [pF]	Rf2 [Ω]	Rd2 [Ω]	Range [V]	typ [s]	max [s]	Remarks	
32.768kHz	EPSON TOYOCOM	MC-306	18	18	Open	560k	2.2 to 5.5	1.5	3.0	Applicable CL value=12.5pF	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure. 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.





Figure 1 Ceramic Oscillator Circuit


Figure 2 Crystal Oscillator Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Release Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note:

Select C_{RES} and R_{RES} value to assure that at least 200 μ s reset time is generated after the V_{DD} becomes higher than the minimum operating voltage.

Figure 5 Reset Circuit




Figure 6 Serial I/O Waveforms




Figure 7 Pulse Input Timing Signal Waveform

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa