

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product StatusObsoleteCore Processor80C51Core Size8-BitSpeed40/20MHzConnectivityUART/USARTPeripheralsPOR, PWM, WDTNumber of I/O32Program Memory Size16KB (16K x 8)Program Memory TypeOTPEEPROM Size-AM Size512 x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData Converters-Occillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (1-Lead)Supplier Device Package4.tpt://www.e-xfl.com/product-detail/microchip-technology/ts87c51rb2-mib	Details	
Core Size8-BitSpeed40/20MHzConnectivityUART/USARTPeripheralsPOR, PWM, WDTNumber of I/O32Program Memory Size16KB (16K x 8)Program Memory TypeOTPEEPROM Size-RAM Size512 x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (J-Lead)Supplier Device Package44-PLCC (16.6x16.6)	Product Status	Obsolete
Speed40/20MHzConnectivityUART/USARTPeripheralsPOR, PWM, WDTNumber of I/O32Program Memory Size16KB (16K x 8)Program Memory TypeOTPEEPROM Size-RAM Size512 x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (J-Lead)Supplier Device Package44-PLCC (16.6x16.6)	Core Processor	80C51
ConnectivityUART/USARTPeripheralsPOR, PWM, WDTNumber of I/O32Program Memory Size16KB (16K x 8)Program Memory TypeOTPEEPROM Size-RAM Size512 x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (J-Lead)Supplier Device Package44-PLCC (16.6x16.6)	Core Size	8-Bit
PeripheralsPOR, PWM, WDTNumber of I/O32Program Memory Size16KB (16K x 8)Program Memory TypeOTPEEPROM Size-RAM Size512 x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-PLCC (16.6x16.6)	Speed	40/20MHz
Number of I/O32Program Memory Size16KB (16K × 8)Program Memory TypeOTPEEPROM Size-RAM Size512 × 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (J-Lead)Supplier Device Package44-PLCC (16.6x16.6)	Connectivity	UART/USART
Program Memory Size16KB (16K x 8)Program Memory TypeOTPEEPROM Size-RAM Size512 x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (J-Lead)Supplier Device Package44-PLCC (16.6x16.6)	Peripherals	POR, PWM, WDT
Program Memory TypeOTPEEPROM Size-RAM Size512 x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (J-Lead)Supplier Device Package44-PLCC (16.6x16.6)	Number of I/O	32
EEPROM Size-RAM Size512 x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (J-Lead)Supplier Device Package44-PLCC (16.6x16.6)	Program Memory Size	16KB (16K x 8)
RAM Size512 x 8Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (J-Lead)Supplier Device Package44-PLCC (16.6x16.6)	Program Memory Type	ОТР
Voltage - Supply (Vcc/Vdd)4.5V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (J-Lead)Supplier Device Package44-PLCC (16.6x16.6)	EEPROM Size	-
Data Converters-Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (J-Lead)Supplier Device Package44-PLCC (16.6x16.6)	RAM Size	512 x 8
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (J-Lead)Supplier Device Package44-PLCC (16.6x16.6)	Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Operating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case44-LCC (J-Lead)Supplier Device Package44-PLCC (16.6x16.6)	Data Converters	-
Mounting Type Surface Mount Package / Case 44-LCC (J-Lead) Supplier Device Package 44-PLCC (16.6x16.6)	Oscillator Type	Internal
Package / Case 44-LCC (J-Lead) Supplier Device Package 44-PLCC (16.6x16.6)	Operating Temperature	-40°C ~ 85°C (TA)
Supplier Device Package 44-PLCC (16.6x16.6)	Mounting Type	Surface Mount
	Package / Case	44-LCC (J-Lead)
Purchase URL https://www.e-xfl.com/product-detail/microchip-technology/ts87c51rb2-mib	Supplier Device Package	44-PLCC (16.6x16.6)
	Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/ts87c51rb2-mib

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



	PLCC68	SQUARE VQFP64 1.4
P3.2	40	29
P3.3	41	30
P3.4	42	31
P3.5	43	32
P3.6	45	34
P3.7	47	36
RESET	30	21
ALE/PROG	68	56
PSEN	67	55
EA/VPP	2	58
XTAL1	49	38
XTAL2	48	37
P4.0	20	11
P4.1	24	15
P4.2	26	17
P4.3	44	33
P4.4	46	35
P4.5	50	39
P4.6	53	42
P4.7	57	46
P5.0	60	49
P5.1	62	51
P5.2	63	52
P5.3	7	62
P5.4	8	63
P5.5	10	1
P5.6	13	4
P5.7	16	7



6.4. Timer 2

The timer 2 in the TS80C51RX2 is compatible with the timer 2 in the 80C52.

It is a 16-bit timer/counter: the count is maintained by two eight-bit timer registers, TH2 and TL2, connected in cascade. It is controlled by T2CON register (See Table 6) and T2MOD register (See Table 7). Timer 2 operation is similar to Timer 0 and Timer 1. C/T2 selects $F_{OSC}/12$ (timer operation) or external pin T2 (counter operation) as the timer clock input. Setting TR2 allows TL2 to be incremented by the selected input.

Timer 2 has 3 operating modes: capture, autoreload and Baud Rate Generator. These modes are selected by the combination of RCLK, TCLK and $CP/\overline{RL2}$ (T2CON), as described in the Atmel Wireless & Microcontrollers 8-bit Microcontroller Hardware description.

Refer to the Atmel Wireless & Microcontrollers 8-bit Microcontroller Hardware description for the description of Capture and Baud Rate Generator Modes.

In TS80C51RX2 Timer 2 includes the following enhancements:

- Auto-reload mode with up or down counter
- Programmable clock-output

6.4.1. Auto-Reload Mode

The auto-reload mode configures timer 2 as a 16-bit timer or event counter with automatic reload. If DCEN bit in T2MOD is cleared, timer 2 behaves as in 80C52 (refer to the Atmel Wireless & Microcontrollers 8-bit Microcontroller Hardware description). If DCEN bit is set, timer 2 acts as an Up/down timer/counter as shown in Figure 5. In this mode the T2EX pin controls the direction of count.

When T2EX is high, timer 2 counts up. Timer overflow occurs at FFFFh which sets the TF2 flag and generates an interrupt request. The overflow also causes the 16-bit value in RCAP2H and RCAP2L registers to be loaded into the timer registers TH2 and TL2.

When T2EX is low, timer 2 counts down. Timer underflow occurs when the count in the timer registers TH2 and TL2 equals the value stored in RCAP2H and RCAP2L registers. The underflow sets TF2 flag and reloads FFFFh into the timer registers.

The EXF2 bit toggles when timer 2 overflows or underflows according to the direction of the count. EXF2 does not generate any interrupt. This bit can be used to provide 17-bit resolution.






Figure 5. Auto-Reload Mode Up/Down Counter (DCEN = 1)

6.4.2. Programmable Clock-Output

In the clock-out mode, timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 6) . The input clock increments TL2 at frequency $F_{OSC}/2$. The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency as a function of the system oscillator frequency and the value in the RCAP2H and RCAP2L registers :

$$Clock - OutFrequency = \frac{F_{osc}}{4 \times (65536 - RCAP2H/RCAP2L)}$$

For a 16 MHz system clock, timer 2 has a programmable frequency range of 61 Hz $(F_{OSC}/2^{16})$ to 4 MHz $(F_{OSC}/4)$. The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear $C/\overline{T2}$ bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or a different one depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.



Table 6. T2CON Register

T2CON - Timer 2 Control Register (C8h)

7	6	5	4	3	2	1	0				
TF2	EXF2	RCLK	RCLK TCLK EXEN2 TR2 C/T2# CP/RL2#								
Bit Number	Bit Mnemonic			Descrip	tion						
7	TF2	Timer 2 overflow Fl Must be cleared Set by hardware	by software.	w, if $\mathbf{RCLK} = 0$ and	d TCLK = 0.						
6	EXF2	When set, causes	re or a reload is ca the CPU to vecto	aused by a negative r to timer 2 interru 2 doesn't cause an i	pt routine when tin	ner 2 interrupt is e	nabled.				
5	RCLK			ceive clock for seria							
4	TCLK			nsmit clock for ser mit clock for seria							
3	EXEN2		vents on T2EX pin	n for timer 2 operat en a negative trans		is detected, if time	er 2 is not used to				
2	TR2	Timer 2 Run contro Clear to turn off Set to turn on tim	timer 2.								
1	C/T2#		peration (input fro	om internal clock sy om T2 input pin, fal	ODC/	Must be 0 for clos	ck out mode.				
0	CP/RL2#	Clear to auto-rel	CLK=1, CP/RL2# oad on timer 2 ove	is ignored and tim rflows or negative ns on T2EX pin if	transitions on T2E						

Reset Value = 0000 0000b Bit addressable






Figure 7. PCA Timer/Counter

Table	8.	CMOD:	PCA	Counter	Mode	Register
	~	0112021		0000000	1.10.00	

	IOD s 0D9H		СІ	DL	WDTE	-	-	-	CPS1	CPS0	ECF		
	Rese	et value	(0 0 X X X 0 0 0									
Syı	mbol	Funct	Function										
CIDL		1	Counter Idle control: $CIDL = 0$ programs the PCA Counter to continue functioning during idle Mode. $CIDL = 1$ programs it to be gated off during idle.										
WDTH	E	1	Vatchdog Timer Enable: $WDTE = 0$ disables Watchdog Timer function on PCA Module 4. VDTE = 1 enables it.										
-		Not imp	olemente	d, res	erved for	future use.	a						
CPS1		PCA Co	ount Puls	se Sel	lect bit 1.								
CPS0		PCA Co	ount Puls	se Sel	lect bit 0.								
		CPS1	CPS0	Sele	cted PCA	input. ^b							
		0	0	Inter	nal clock	$f_{osc}/12$ (C	Dr f _{osc} /6 in	X2 Mode	e).				
		0	1	Inter	nal clock	f _{osc} /4 (Or	f _{osc} /2 in	X2 Mode)					
		1	0	Tim	er 0 Overf	low							
		1	1	Exte	rnal clock	at ECI/P1	.2 pin (ma	ax rate = f	osc/ 8)				
ECF		1				interrupt: t function		enables Cl	F bit in C	CON to ge	enerate an		

User software should not write 1s to reserved bits. These bits may be used in future 8051 family a. products to invoke new features. In that case, the reserved on analyzed in rule of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate. b. $f_{osc} = oscillator frequency$

The CMOD SFR includes three additional bits associated with the PCA (See Figure 7 and Table 8).

- The CIDL bit which allows the PCA to stop during idle mode. •
- The WDTE bit which enables or disables the watchdog function on module 4. •



Table 12.	CCAPnH:	PCA	Modules	Capture/C	ompare	Registers	High

CCAPnH Address n = 0 - 4	CCAP0H=0FAH CCAP1H=0FBH CCAP2H=0FCH CCAP3H=0FDH CCAP3H=0FEH								
		7	6	5	4	3	2	1	0
	Reset value	0	0	0	0	0	0	0	0

Table 13. CCAPnL: PCA Modules Capture/Compare Registers Low

CCAPnL Address n = 0 - 4	CCAP0L=0EAH CCAP1L=0EBH CCAP2L=0ECH CCAP3L=0EDH CCAP4L=0EEH								
		7	6	5	4	3	2	1	0
	Reset value	0	0	0	0	0	0	0	0

Table 14. CH: PCA Counter High

CH Address 0F9H									
		7	6	5	4	3	2	1	0
	Reset value	0	0	0	0	0	0	0	0


Table 15. CL: PCA Counter Low

CL Address 0E9H									
		7	6	5	4	3	2	1	0
	Reset value	0	0	0	0	0	0	0	0



6.5.2. 16-bit Software Timer / Compare Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (See Figure 10).



* Only for Module 4

Figure 10. PCA Compare Mode and PCA Watchdog Timer

Before enabling ECOM bit, CCAPnL and CCAPnH should be set with a non zero value, otherwise an unwanted match could happen. Writing to CCAPnH will set the ECOM bit.

Once ECOM set, writing CCAPnL will clear ECOM so that an unwanted match doesn't occur while modifying the compare value. Writing to CCAPnH will set ECOM. For this reason, user software should write CCAPnL first, and then CCAPnH. Of course, the ECOM bit can still be controlled by accessing to CCAPMn register.



6.5.3. High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (See Figure 11).

A prior write must be done to CCAPnL and CCAPnH before writing the ECOMn bit.




Figure 11. PCA High Speed Output Mode

Before enabling ECOM bit, CCAPnL and CCAPnH should be set with a non zero value, otherwise an unwanted match could happen.

Once ECOM set, writing CCAPnL will clear ECOM so that an unwanted match doesn't occur while modifying the compare value. Writing to CCAPnH will set ECOM. For this reason, user software should write CCAPnL first, and then CCAPnH. Of course, the ECOM bit can still be controlled by accessing to CCAPMn register.



6.6.5. Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

SADEN - Slave Address Mask Register (B9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable

SADDR - Slave Address Register (A9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable



Table 16. SCON Register

SCON - Serial Control Register (98h)

7	7 6 FE/SM0 SM1		5	4	3	2	1	0		
FE/SM0			SM2 REN		TB8	RB8	TI	RI		
Bit Number	Bit Mnemonic				Descrip	tion	-	·		
7	FE	Clear to Set by h	Framing Error bit (SMOD0=1) Clear to reset the error state, not cleared by a valid stop bit. Set by hardware when an invalid stop bit is detected. SMOD0 must be set to enable access to the FE bit							
	SM0	Refer to	Ferial port Mode bit 0 Refer to SM1 for serial port mode selection. SMOD0 must be cleared to enable access to the SM0 bit							
		Serial port 1 <u>SM0</u>	Mode bit SM1		Descripti	on Baud Rate	2			
6	SM1	0 0 1 1	0 1 0 1	0 1 2 3	Shift Reg 8-bit UAI 9-bit UAI 9-bit UAI	RT Variable RT F _{XTAL} /6	4 or F _{XTAL} /32 (/32			
5	SM2	Clear to Set to en	disable n	nultiprocessor cor tiprocessor comm	cessor Communic nmunication featur unication feature ir	e.	l eventually mode	1. This bit should		
4	REN		disable s	t erial reception. al reception.						
3	TB8	Clear to	transmit	Vinth bit to trans a logic 0 in the 9t logic 1 in the 9th l		d 3.				
2	RB8	Cleared Set by h	Receiver Bit 8 / Ninth bit received in modes 2 and 3 Cleared by hardware if 9th bit received is a logic 0. Set by hardware if 9th bit received is a logic 1. In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used.							
1	TI	Clear to	Transmit Interrupt flag Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop bit in the other modes.							
0	RI		acknowle	edge interrupt.	th bit time in mode	0, see Figure 14.	and Figure 15. in	the other modes.		

Reset Value = 0000 0000b Bit addressable



Table 17. PCON Register

PCON - Power Control Register (87h)

7	6	5	4	3	2	1	0			
SMOD1	SMOD) -	POF	GF1	GF0	PD	IDL			
Bit Number	Bit Mnemonic		Description							
7	SMOD1		Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3.							
6	SMOD0	Clear to se	Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register.							
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.								
4	POF	Clear to re	Power-Off Flag Clear to recognize next reset type. Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set by software.							
3	GF1	Cleared by	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.							
2	GF0	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.								
1	PD	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.								
0	IDL	Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode.								

Reset Value = 00X1 0000b Not bit addressable

Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesn't affect the value of this bit.



Table 21. IPH Register

IPH - Interrupt Priority High Register (B7h)

7	6	5	4	3	2	1	0
-	РРСН	РТ2Н	PSH	PT1H	PX1H	РТОН	РХОН
Bit Number	Bit Mnemonic			Descrip	tion		
7	-	Reserved The value read f	from this bit is ind	eterminate. Do not s	et this bit.		
6	РРСН	PCA interrupt prio		<u>ority Level</u> Lowest Highest			
5	РТ2Н	Timer 2 overflow in <u>PT2H</u> 0 0 1 1 1	tterrupt Priority <u>PT2</u> 0 1 0 1 1	High bit <u>Priority Level</u> Lowest Highest			
4	PSH	Serial port Priority PSH 0 1 1 1	High bit <u>PS</u> 0 1 0 1	<u>Priority Level</u> Lowest Highest			
3	PT1H	Timer 1 overflow in <u>PT1H</u> 0 0 1 1 1	tterrupt Priority <u>PT1</u> 0 1 0 1 1	High bit <u>Priority Level</u> Lowest Highest			
2	PX1H	External interrupt <u>PX1H</u> 0 1 1 1	1 Priority High b <u>PX1</u> 0 1 0 1	it <u>Priority Level</u> Lowest Highest			
1	РТОН	Timer 0 overflow in <u>PT0H</u> 0 1 1	tterrupt Priority <u>PTO</u> 0 1 0 1 1 1 1 1 1 1	High bit <u>Priority Level</u> Lowest Highest			
0	РХОН	External interrupt <u>PX0H</u> 0 1 1 1	0 Priority High b <u>PX0</u> 0 1 0 1	it <u>Priority Level</u> Lowest Highest			

Reset Value = X000 0000b Not bit addressable



6.8. Idle mode

An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirely : the Stack Pointer, Program Counter, Program Status Word, Accumulator and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle.

The flag bits GF0 and GF1 can be used to give an indication if an interrupt occured during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.

6.9. Power-Down Mode

To save maximum power, a power-down mode can be invoked by software (Refer to Table 17., PCON register).

In power-down mode, the oscillator is stopped and the instruction that invoked power-down mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated. V_{CC} can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from power-down. To properly terminate power-down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize.

Only external interrupts $\overline{INT0}$ and $\overline{INT1}$ are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensitive interrupt input.

Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 17. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and power down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed.

Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put TS80C51Rx2 into power-down mode.




Figure 17. Power-Down Exit Waveform

Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content. NOTE: If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.



6.13. Reduced EMI Mode

The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit.

The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.

Table 27. AUXR Register

AUXR - Auxiliary Register (8Eh)

7	6	5	4	3	2	1	0			
-	-	-	-	-	-	EXTRAM	AO			
Bit Number	Bit Mnemonic		Description							
7	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.							
6	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.							
5	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.							
4	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.							
3	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.							
2	-	Reserved The value read	Reserved The value read from this bit is indeterminate. Do not set this bit.							
1	EXTRAM	EXTRAM bit See Table 5.								
0	AO									

Reset Value = XXXX XX00b Not bit addressable



7. TS83C51RB2/RC2/RD2 ROM

7.1. ROM Structure

The TS83C51RB2/RC2/RD2 ROM memory is divided in three different arrays:

•	the code array:	. 16/32/64 Kbytes.
٠	the encryption array:	64 bytes.
٠	the signature array:	4 bytes.

7.2. ROM Lock System

The program Lock system, when programmed, protects the on-chip program against software piracy.

7.2.1. 7.2.1. Encryption Array

Within the ROM array are 64 bytes of encryption array that are initially unprogrammed (all FF's). Every time a byte is addressed during program verify, 6 address lines are used to select a byte of the encryption array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an encrypted verify byte. The algorithm, with the encryption array in the unprogrammed state, will return the code in its original, unmodified form.

When using the encryption array, one important factor needs to be considered. If a byte has the value FFh, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the content of the encryption array. For this reason all the unused code bytes should be programmed with random values. This will ensure program protection.

7.2.2. Program Lock Bits

The lock bits when programmed according to Table 28. will provide different level of protection for the on-chip code and data.

	Program	Lock Bits		
Security level	LB1	LB2	LB3	Protection description
1	U	U	U	No program lock features enabled. Code verify will still be encrypted by the encryption array if programmed. MOVC instruction executed from external program memory returns non encrypted data.
2	Р	U	U	MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on reset.
3	U	Р	U	Same as level 1+ Verify disable. This security level is only available for 51RDX2 devices.

Table	28.	Program	Lock	bits
Lanc	40.	Trogram	LUCK	DILS

U: unprogrammed

P: programmed

7.2.3. Signature bytes

The TS83C51RB2/RC2/RD2 contains 4 factory programmed signatures bytes. To read these bytes, perform the process described in section 8.3.

7.2.4. Verify Algorithm

Refer to 8.3.4.



8.3. EPROM Programming

8.3.1. Set-up modes

In order to program and verify the EPROM or to read the signature bytes, the TS87C51RB2/RC2/RD2 is placed in specific set-up modes (See Figure 18.).

Control and program signals must be held at the levels indicated in Table 30.

8.3.2. Definition of terms

Address Lines: P1.0-P1.7, P2.0-P2.5, P3.4, P3.5 respectively for A0-A15 (P2.5 (A13) for RB, P3.4 (A14) for RC, P3.5 (A15) for RD)

Data Lines: P0.0-P0.7 for D0-D7

Control Signals: RST, <u>PSEN</u>, P2.6, P2.7, P3.3, P3.6, P3.7.

Program Signals: ALE/PROG, EA/VPP.

Mode	RST	PSEN	ALE/ PROG	EA /VPP	P2.6	P2.7	P3.3	P3.6	P3.7
Program Code data	1	0	Г	12.75V	0	1	1	1	1
Verify Code data	1	0	1	1	0		0	1	1
Program Encryption Array Address 0-3Fh	1	0	Г	12.75V	0	1	1	0	1
Read Signature Bytes	1	0	1	1	0		0	0	0
Program Lock bit 1	1	0	Г	12.75V	1	1	1	1	1
Program Lock bit 2	1	0	Г	12.75V	1	1	1	0	0
Program Lock bit 3	1	0	Г	12.75V	1	0	1	1	0

Table 30. EPROM Set-Up Modes






Figure 19. Programming and Verification Signal's Waveform

8.4. EPROM Erasure (Windowed Packages Only)

Erasing the EPROM erases the code array, the encryption array and the lock bits returning the parts to full functionality.

Erasure leaves all the EPROM cells in a 1's state (FF).

8.4.1. Erasure Characteristics

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Å) to an integrated dose at least 15 W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 30 minutes, at a distance of about 25 mm, should be sufficient. An exposure of 1 hour is recommended with most of standard erasers.

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelength shorter than approximately 4,000 Å. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.



9. Signature Bytes

The TS83/87C51RB2/RC2/RD2 has four signature bytes in location 30h, 31h, 60h and 61h. To read these bytes follow the procedure for EPROM verify but activate the control lines provided in Table 31. for Read Signature Bytes. Table 31. shows the content of the signature byte for the TS87C51RB2/RC2/RD2.

Location	Contents	Comment
30h	58h	Manufacturer Code: Atmel Wireless & Microcontrollers
31h	57h	Family Code: C51 X2
60h	7Ch	Product name: TS83C51RD2
60h	FCh	Product name: TS87C51RD2
60h	37h	Product name: TS83C51RC2
60h	B7h	Product name: TS87C51RC2
60h	3Bh	Product name: TS83C51RB2
60h	BBh	Product name: TS87C51RB2
61h	FFh	Product revision number


Table 31. Signature Bytes Content



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. $I_{OL}/I_{OH} \ge \pm 20$ mA.

10.5.15. Clock Waveforms


Valid in normal clock mode. In X2 mode XTAL2 signal must be changed to XTAL2 divided by two.



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ($T_A=25^{\circ}C$ fully loaded) RD and WR propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.



11. Ordering Information



(*) Check with Atmel Wireless & Microcontrollers Sales Office for availability. Ceramic packages (J, K, N) are available for proto typing, not for volume production. Ceramic packages are available for OTP only.

Code	-M	-V	-L	Unit
Standard Mode, oscillator frequency	40	40	30	MHz
Standard Mode, internal frequency	40	40	30	
X2 Mode, oscillator frequency	20	30	20	MHz
X2 Mode, internal equivalent frequency	40	60	40	