



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	40/20MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	16KB (16K × 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-VQFP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/ts87c51rb2-mie

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



PDIL40 PLCC44 VQFP44 1.4	ROM (bytes)	EPROM (bytes)	XRAM (bytes)	TOTAL RAM (bytes)	I/O
TS80C51RA2	0	0	256	512	32
TS80C51RD2	0	0	768	1024	32
TS83C51RB2	16k	0	256	512	32
TS83C51RC2	32k	0	256	512	32
TS83C51RD2	64k	0	768	1024	32
TS87C51RB2	0	16k	256	512	32
TS87C51RC2	0	32k	256	512	32
TS87C51RD2	0	64k	768	1024	32

PLCC68 VQFP64 1.4	ROM (bytes)	EPROM (bytes)	XRAM (bytes)	TOTAL RAM (bytes)	I/O
TS80C51RD2	0	0	768	1024	48
TS83C51RD2	64k	0	768	1024	48
TS87C51RD2	0	64k	768	1024	48

3. Block Diagram





Reset	9	10	4	Ι	Reset: A high on this pin for two machine cycles while the oscillator is running,
					resets the device. An internal diffused resistor to $V_{\mbox{\scriptsize SS}}$ permits a power-on reset
					using only an external capacitor to V_{CC} . If the hardware watchdog reaches its
					time-out, the reset pin becomes an output during the time the internal reset is
					activated.





Figure 5. Auto-Reload Mode Up/Down Counter (DCEN = 1)

6.4.2. Programmable Clock-Output

In the clock-out mode, timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 6) . The input clock increments TL2 at frequency $F_{OSC}/2$. The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency as a function of the system oscillator frequency and the value in the RCAP2H and RCAP2L registers :

$$Clock - OutFrequency = \frac{F_{osc}}{4 \times (65536 - RCAP2H/RCAP2L)}$$

For a 16 MHz system clock, timer 2 has a programmable frequency range of 61 Hz $(F_{OSC}/2^{16})$ to 4 MHz $(F_{OSC}/4)$. The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or a different one depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.



It is possible to use timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.



Figure 6. Clock-Out Mode $C/\overline{T2} = 0$





Figure 7. PCA Timer/Counter

Table	8.	CMOD:	PCA	Counter	Mode	Register
abic	υ.	CITOD.	IUII	Counter	mout	Register

CM Addres	CMOD Address 0D9H		CI	DL	WDTE	-	-	-	CPS1	CPS0	ECF
	()	0	Х	Х	Х	0	0	0		
Syı	nbol	Funct	unction								
CIDL		Counter idle Mo	wunter Idle control: $CIDL = 0$ programs the PCA Counter to continue functioning during e Mode. $CIDL = 1$ programs it to be gated off during idle.								
WDTE	C	Watchd WDTE	atchdog Timer Enable: WDTE = 0 disables Watchdog Timer function on PCA Module 4. DTE = 1 enables it.								
-		Not imp	Not implemented, reserved for future use. ^a								
CPS1		PCA Co	ount Puls	se Se	lect bit 1.						
CPS0		PCA Co	ount Puls	se Se	lect bit 0.						
		CPS1	CPS0	Sele	cted PCA	input. ^b					
		0	0	Inte	rnal clock	$f_{osc}/12$ (C	Dr f _{osc} /6 in	X2 Mode	e).		
		0	1	Inte	rnal clock	$f_{osc}/4$ (Or	f _{osc} /2 in	X2 Mode)			
		1	0	Timer 0 Overflow							
		1	1	Exte	ernal clock	at ECI/P1	.2 pin (ma	ax rate = f	osc/ 8)		
ECF		PCA Ei interrup	CA Enable Counter Overflow interrupt: ECF = 1 enables CF bit in CCON to generate an interrupt. ECF = 0 disables that function of CF.								

User software should not write 1s to reserved bits. These bits may be used in future 8051 family a. products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate. b. $f_{osc} = oscillator frequency$

The CMOD SFR includes three additional bits associated with the PCA (See Figure 7 and Table 8).

- The CIDL bit which allows the PCA to stop during idle mode. •
- The WDTE bit which enables or disables the watchdog function on module 4. •



The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (Refer to Table 9).

- Bit CR (CCON.6) must be set by software to run the PCA. The PCA is shut off by clearing this bit.
- Bit CF: The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set. The CF bit can only be cleared by software.
- Bits 0 through 4 are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software.

CC Addres	CCON Address 0D8H		CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0
	Rese	et value	0	0	X	0	0	0	0	0
Syı	nbol	Function	l							
CF		PCA Count an interrup can only be	CA Counter Overflow flag. Set by hardware when the counter rolls over. CF flags in interrupt if bit ECF in CMOD is set. CF may be set by either hardware or software can only be cleared by software.							
CR		PCA Count by software	CA Counter Run control bit. Set by software to turn the PCA counter on. Must be cleared y software to turn the PCA counter off.							
-		Not implen	nented, res	erved for	future use	a				
CCF4		PCA Modu cleared by	ile 4 inter software.	rupt flag.	Set by ha	rdware wh	en a matc	h or captı	ire occurs.	Must be
CCF3		PCA Module 3 interrupt flag. Set by hardware when a match or capture occurs. M cleared by software.						Must be		
CCF2	2 PCA Module 2 interrupt flag. Set by hardware when a match or capture occurs. Must cleared by software.						Must be			
CCF1	CCF1 PCA Mod cleared by CCF0 PCA Mod cleared by			rupt flag.	Set by ha	rdware wh	en a matc	h or captu	ire occurs.	Must be
CCF0				rupt flag.	Set by ha	rdware wh	en a matc	h or captu	ire occurs.	Must be

 Table 9. CCON: PCA Counter Control Register

a. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

The watchdog timer function is implemented in module 4 (See Figure 10).

The PCA interrupt system is shown in Figure 8



6.5.1. PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated (Refer to Figure 9).



Figure 9. PCA Capture Mode



6.5.3. High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (See Figure 11).

A prior write must be done to CCAPnL and CCAPnH before writing the ECOMn bit.



Figure 11. PCA High Speed Output Mode

Before enabling ECOM bit, CCAPnL and CCAPnH should be set with a non zero value, otherwise an unwanted match could happen.

Once ECOM set, writing CCAPnL will clear ECOM so that an unwanted match doesn't occur while modifying the compare value. Writing to CCAPnH will set ECOM. For this reason, user software should write CCAPnL first, and then CCAPnH. Of course, the ECOM bit can still be controlled by accessing to CCAPMn register.



6.6. TS80C51Rx2 Serial I/O Port

The serial I/O port in the TS80C51Rx2 is compatible with the serial I/O port in the 80C52. It provides both synchronous and asynchronous communication modes. It operates as an Universal Asynchronous

Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates

Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition

6.6.1. Framing Error Detection

Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 13).



Figure 13. Framing Error Block Diagram

When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 16.) bit is set.



Table 16. SCON Register

SCON - Serial Control Register (98h)

7	6	5	4	3	2	1	0				
FE/SM0	SM1	SM2	REN	TB8	RB8	TI	RI				
Bit Number	Bit Mnemonic			Descrip	tion						
7	FE	Framing Error bit Clear to reset the Set by hardware SMOD0 must be	aming Error bit (SMOD0=1) Clear to reset the error state, not cleared by a valid stop bit. Set by hardware when an invalid stop bit is detected. SMOD0 must be set to enable access to the FE bit								
	SM0	Serial port Mode bi Refer to SM1 fo SMOD0 must be	rial port Mode bit 0 Refer to SM1 for serial port mode selection. SMOD0 must be cleared to enable access to the SM0 bit								
	6141	Serial port Mode bi SM0 SM	t 1 11 <u>Mode</u>	Description	on Baud Rate	2 2 (/(:= X 2 === 1=)					
6	SMI	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1 2 3	8-bit UAI 9-bit UAI 9-bit UAI	RT F _{XTAL} /I RT Variable RT F _{XTAL} /6 RT Variable	$\begin{array}{l} F_{\rm XTAL}/12 \; (/6 \; in \; X2 \; mode) \\ Variable \\ F_{\rm XTAL}/64 \; or \; F_{\rm XTAL}/32 \; (/32, /16 \; in \; X2 \; mode) \\ Variable \end{array}$					
5	SM2	Serial port Mod Clear to disable Set to enable mu be cleared in mo	Serial port Mode 2 bit / Multiprocessor Communication Enable bit Clear to disable multiprocessor communication feature. Set to enable multiprocessor communication feature in mode 2 and 3, and eventually mode 1. This bit should be cleared in mode 0.								
4	REN	Reception Enable b Clear to disable Set to enable ser	it serial reception. ial reception.								
3	TB8	Transmitter Bit 8 / Clear to transmi Set to transmit a	Ninth bit to trans t a logic 0 in the 9t logic 1 in the 9th b	mit in modes 2 an h bit. bit.	d 3.						
2	RB8	Receiver Bit 8 / Nin Cleared by hard Set by hardware In mode 1, if SM	Receiver Bit 8 / Ninth bit received in modes 2 and 3 Cleared by hardware if 9th bit received is a logic 0. Set by hardware if 9th bit received is a logic 1. In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used.								
1	TI	Transmit Interrupt Clear to acknow Set by hardware modes.	Fransmit Interrupt flag Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop bit in the other nodes.								
0	RI	Receive Interrupt fl Clear to acknow Set by hardware	ag ledge interrupt. at the end of the 8	th bit time in mode	0, see Figure 14.	and Figure 15. in	the other modes.				

Reset Value = 0000 0000b Bit addressable



Table 21. IPH Register

IPH - Interrupt Priority High Register (B7h)

7	6	5	4	3	2	1	0			
-	РРСН	РТ2Н	PSH	PT1H	PX1H	РТОН	РХОН			
Bit Number	Bit Mnemonic		Description							
7	-	Reserved The value read f	rom this bit is inde	terminate. Do not s	et this bit.					
6	РРСН	PCA interrupt prio <u>PPCH</u> 0 1 1	rity bit high. <u>PPC</u> Prio 0 1 0 1	<u>rity Level</u> Lowest Highest						
5	РТ2Н	Timer 2 overflow in <u>PT2H</u> 0 1 1 1	terrupt Priority E <u>PT2</u> 0 1 0 1	ligh bit <u>Priority Level</u> Lowest Highest						
4	PSH	Serial port Priority PSH 0 1 1	High bit <u>PS</u> 0 1 0 1	<u>Priority Level</u> Lowest Highest						
3	PT1H	Timer 1 overflow in <u>PT1H</u> 0 0 1 1 1	terrupt Priority E <u>PT1</u> 0 1 0 1 1	ligh bit <u>Priority Level</u> Lowest Highest						
2	PX1H	External interrupt 1 <u>PX1H</u> 0 0 1 1 1	l Priority High bi <u>PX1</u> 0 1 0 1 1	t <u>Priority Level</u> Lowest Highest						
1	РТОН	Timer 0 overflow in <u>PT0H</u> 0 1 1	terrupt Priority E <u>PTO</u> 0 1 0 1 1	ligh bit <u>Priority Level</u> Lowest Highest						
0	РХ0Н	External interrupt (<u>PX0H</u> 0 0 1 1 1) Priority High bi <u>PX0</u> 0 1 0 1	t <u>Priority Level</u> Lowest Highest						

Reset Value = X000 0000b Not bit addressable



6.8. Idle mode

An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirely : the Stack Pointer, Program Counter, Program Status Word, Accumulator and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle.

The flag bits GF0 and GF1 can be used to give an indication if an interrupt occured during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.

6.9. Power-Down Mode

To save maximum power, a power-down mode can be invoked by software (Refer to Table 17., PCON register).

In power-down mode, the oscillator is stopped and the instruction that invoked power-down mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated. V_{CC} can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from power-down. To properly terminate power-down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize.

Only external interrupts $\overline{INT0}$ and $\overline{INT1}$ are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensitive interrupt input.

Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 17. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and power down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed.

Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put TS80C51Rx2 into power-down mode.



Figure 17. Power-Down Exit Waveform

Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content. NOTE: If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.



6.10. Hardware Watchdog Timer

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer ReSeT (WDTRST) SFR. The WDT is by default disabled from exiting reset. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST-pin.

6.10.1. Using the WDT

To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycle. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST-pin. The RESET pulse duration is 96 x T_{OSC} , where $T_{OSC} = 1/F_{OSC}$. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

To have a more powerful WDT, a 2^7 counter has been added to extend the Time-out capability, ranking from 16ms to 2s @ $F_{OSC} = 12$ MHz. To manage this feature, refer to WDTPRG register description, Table 24. (SFR0A7h).

Table 23. WDTRST Register

WDTRST Address (0A6h)

	7	6	5	4	3	2	1
Reset value	Х	Х	Х	Х	Х	Х	Х

Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in sequence.



6.12. Power-Off Flag

The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset.

A cold start reset is the one induced by V_{CC} switch-on. A warm start reset occurs while V_{CC} is still applied to the device and could be generated for example by an exit from power-down.

The power-off flag (POF) is located in PCON register (See Table 26.). POF is set by hardware when V_{CC} rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset.

The POF value is only relevant with a Vcc range from 4.5V to 5.5V. For lower Vcc value, reading POF bit will return indeterminate value.

Table 26. PCON Register

PCON - Power Control Register (87h)

7	6	5	4	3	2	1	0			
SMOD1	SMOD	-	POF	GF1	GF0	PD	IDL			
Bit Number	Bit Mnemonic		Description							
7	SMOD1	Serial port Mode bit Set to select dou	erial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3.							
6	SMOD0	Serial port Mode bit Clear to select SI Set to to select F	erial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register.							
5	-	Reserved The value read fr	erved The value read from this bit is indeterminate. Do not set this bit.							
4	POF	Power-Off Flag Clear to recogniz Set by hardware	ower-Off Flag Clear to recognize next reset type. Set by hardware when V _{CC} rises from 0 to its nominal voltage. Can also be set by software.							
3	GF1	General purpose Fla Cleared by user f Set by user for g	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.							
2	GF0	General purpose Fla Cleared by user f Set by user for g	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.							
1	PD	Power-Down mode I Cleared by hardw Set to enter powe	?ower-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.							
0	IDL	Idle mode bit Clear by hardwar Set to enter idle r	e when interrupt on ode.	or reset occurs.						

Reset Value = 00X1 0000b Not bit addressable



8. TS87C51RB2/RC2/RD2 EPROM

8.1. EPROM Structure

The TS87C51RB2/RC2/RD2 EPROM is divided in two different arrays:

•	the code array:
•	the encryption array:
In	addition a third non programmable array is implemented:
•	the signature array:

8.2. EPROM Lock System

The program Lock system, when programmed, protects the on-chip program against software piracy.

8.2.1. Encryption Array

Within the EPROM array are 64 bytes of encryption array that are initially unprogrammed (all FF's). Every time a byte is addressed during program verify, 6 address lines are used to select a byte of the encryption array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an encrypted verify byte. The algorithm, with the encryption array in the unprogrammed state, will return the code in its original, unmodified form.

When using the encryption array, one important factor needs to be considered. If a byte has the value FFh, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the content of the encryption array. For this reason all the unused code bytes should be programmed with random values. This will ensure program protection.

8.2.2. Program Lock Bits

The three lock bits, when programmed according to Table 29.8.2.3., will provide different level of protection for the on-chip code and data.

F	Program Lo	ock Bits		Protection description						
Security level	LB1	LB2	LB3							
1	U	U	U	No program lock features enabled. Code verify will still be encrypted by the encryption array if programmed. MOVC instruction executed from external program memory returns non encrypted data.						
2	Р	U	U	MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on reset, and further programming of the EPROM is disabled.						
3	U	Р	U	Same as 2, also verify is disabled.						
4	U	U	Р	Same as 3, also external execution is disabled.						

Table 29	. Program	Lock	bits
----------	-----------	------	------

U: unprogrammed,

P: programmed

WARNING: Security level 2 and 3 should only be programmed after EPROM and Core verification.

8.2.3. Signature bytes

The TS87C51RB2/RC2/RD2 contains 4 factory programmed signatures bytes. To read these bytes, perform the process described in section 8.3.



10.5. AC Parameters

10.5.1. Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example: T_{AVLL} = Time for Address Valid to ALE Low. T_{LLPL} = Time for ALE Low to PSEN Low.

TA = 0 to +70°C (commercial temperature range); $V_{SS} = 0$ V; $V_{CC} = 5$ V ± 10%; -M and -V ranges. TA = -40°C to +85°C (industrial temperature range); $V_{SS} = 0$ V; $V_{CC} = 5$ V ± 10%; -M and -V ranges. TA = 0 to +70°C (commercial temperature range); $V_{SS} = 0$ V; 2.7 V < $V_{CC} < 5.5$ V; -L range. TA = -40°C to +85°C (industrial temperature range); $V_{SS} = 0$ V; 2.7 V < $V_{CC} < 5.5$ V; -L range.

Table 34. gives the maximum applicable load capacitance for Port 0, Port 1, 2 and 3, and ALE and $\overline{\text{PSEN}}$ signals. Timings will be guaranteed if these capacitances are respected. Higher capacitance values can be used, but timings will then be degraded.

	-M	-V	-L
Port 0	100	50	100
Port 1, 2, 3	80	50	80
ALE / PSEN	100	30	100

Table 3	4. L	load	Capacitance	versus	speed	range,	in	pF
								- E

Table 36., Table 39. and Table 42. give the description of each AC symbols.

Table 37., Table 40. and Table 43. give for each range the AC parameter.

Table 38., Table 41. and Table 44. give the frequency derating formula of the AC parameter. To calculate each AC symbols, take the x value corresponding to the speed grade you need (-M, -V or -L) and replace this value in the formula. Values of the frequency must be limited to the corresponding speed grade:

Table 35. Max frequency for derating formula regarding the speed grade

	-M X1 mode	-M X2 mode	-V X1 mode	-V X2 mode	-L X1 mode	-L X2 mode
Freq (MHz)	40	20	40	30	30	20
T (ns)	25	50	25	33.3	33.3	50

Example:

 T_{LLIV} in X2 mode for a -V part at 20 MHz (T = $1/20^{E6}$ = 50 ns):

x= 22 (Table 38.)

T=50ns

 T_{LLIV} = 2T - x = 2 x 50 - 22 = 78ns



Speed	-] 40 M	M MHz	X2 1 30 M 60 MH	V node MHz z equiv.	-V standard mode 40 MHz		-L X2 mode 20 MHz 40 MHz equiv.		-L standard mode 30 MHz		Units
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
T _{RLRH}	130		85		135		125		175		ns
T _{WLWH}	130		85		135		125		175		ns
T _{RLDV}		100		60		102		95		137	ns
T _{RHDX}	0		0		0		0		0		ns
T _{RHDZ}		30		18		35		25		42	ns
T _{LLDV}		160		98		165		155		222	ns
T _{AVDV}		165		100		175		160		235	ns
T _{LLWL}	50	100	30	70	55	95	45	105	70	130	ns
T _{AVWL}	75		47		80		70		103		ns
T _{QVWX}	10		7		15		5		13		ns
T _{QVWH}	160		107		165		155		213		ns
T _{WHQX}	15		9		17		10		18		ns
T _{RLAZ}		0		0		0		0		0	ns
T _{WHLH}	10	40	7	27	15	35	5	45	13	53	ns

Table 40. AC Parameters for a Fix Clock



10.5.6. External Data Memory Read Cycle



Figure 27. External Data Memory Read Cycle

10.5.7. Serial Port Timing - Shift Register Mode

Table 42. Symbol Description

Symbol	Parameter
T _{XLXL}	Serial port clock cycle time
T _{QVHX}	Output data set-up to clock rising edge
T _{XHQX}	Output data hold after clock rising edge
T _{XHDX}	Input data hold after clock rising edge
T _{XHDV}	Clock rising edge to input data valid

Table 43. AC Parameters for a Fix Clock

Speed	-M 40 MHz		ed -M -V -V 40 MHz X2 mode 30 MHz 40 MHz 60 MHz equiv.		V •d mode ⁄IHz	-L X2 mode 20 MHz 40 MHz equiv.		-L standard mode 30 MHz		Units	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
T _{XLXL}	300		200		300		300		400		ns
T _{QVHX}	200		117		200		200		283		ns
T _{XHQX}	30		13		30		30		47		ns
T _{XHDX}	0		0		0		0		0		ns
T _{XHDV}		117		34		117		117		200	ns



Symbol	Туре	Standard Clock	X2 Clock	-М	-V	-L	Units
T _{XLXL}	Min	12 T	6 T				ns
T _{QVHX}	Min	10 T - x	5 T - x	50	50	50	ns
T _{XHQX}	Min	2 T - x	T - x	20	20	20	ns
T _{XHDX}	Min	X	Х	0	0	0	ns
T _{XHDV}	Max	10 T - x	5 T- x	133	133	133	ns

Table 44. AC Parameters	for	a	Variable	Clock:	derating	formula
-------------------------	-----	---	----------	--------	----------	---------

10.5.8. Shift Register Timing Waveforms



Figure 28. Shift Register Timing Waveforms



11. Ordering Information



(*) Check with Atmel Wireless & Microcontrollers Sales Office for availability. Ceramic packages (J, K, N) are available for proto typing, not for volume production. Ceramic packages are available for OTP only.

Table	47.	Maximum	Clock	Frequency
-------	-----	---------	-------	-----------

Code	-M	-V	-L	Unit
Standard Mode, oscillator frequency	40	40	30	MHz
Standard Mode, internal frequency	40	40	30	
X2 Mode, oscillator frequency	20	30	20	MHz
X2 Mode, internal equivalent frequency	40	60	40	