



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete   |
|----------------------------|--|
| Core Processor             | 80C51  |
| Core Size                  | 8-Bit  |
| Speed                      | 40/30MHz   |
| Connectivity               | UART/USART   |
| Peripherals                | POR, PWM, WDT  |
| Number of I/O              | 32   |
| Program Memory Size        | 32KB (32K x 8)   |
| Program Memory Type        | ОТР  |
| EEPROM Size                | -  |
| RAM Size                   | 512 x 8  |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V  |
| Data Converters            | -  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Through Hole   |
| Package / Case             | 40-DIP (0.600", 15.24mm)   |
| Supplier Device Package    | 40-PDIL  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/ts87c51rc2-via |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



| PDIL40<br>PLCC44<br>VQFP44 1.4 | ROM (bytes) | EPROM (bytes) | XRAM (bytes) | TOTAL RAM<br>(bytes) | I/O |
|--------------------------------|-------------|---------------|--------------|----------------------|-----|
| TS80C51RA2                     | 0           | 0             | 256          | 512                  | 32  |
| TS80C51RD2                     | 0           | 0             | 768          | 1024                 | 32  |
| TS83C51RB2                     | 16k         | 0             | 256          | 512                  | 32  |
| TS83C51RC2                     | 32k         | 0             | 256          | 512                  | 32  |
| TS83C51RD2                     | 64k         | 0             | 768          | 1024                 | 32  |
| TS87C51RB2                     | 0           | 16k           | 256          | 512                  | 32  |
| TS87C51RC2                     | 0           | 32k           | 256          | 512                  | 32  |
| TS87C51RD2                     | 0           | 64k           | 768          | 1024                 | 32  |

| PLCC68<br>VQFP64 1.4 | ROM (bytes) | EPROM (bytes) | XRAM (bytes) | TOTAL RAM<br>(bytes) | I/O |  |
|----------------------|-------------|---------------|--------------|----------------------|-----|--|
| TS80C51RD2           | 0           | 0             | 768          | 1024                 | 48  |  |
| TS83C51RD2           | 64k         | 0             | 768          | 1024                 | 48  |  |
| TS87C51RD2           | 0           | 64k           | 768          | 1024                 | 48  |  |

## 3. Block Diagram





## 4. SFR Mapping

The Special Function Registers (SFRs) of the TS80C51Rx2 fall into the following categories:

- C51 core registers: ACC, B, DPH, DPL, PSW, SP, AUXR1
- I/O port registers: P0, P1, P2, P3, P4, P5
- Timer registers: T2CON, T2MOD, TCON, TH0, TH1, TH2, TMOD, TL0, TL1, TL2, RCAP2L, RCAP2H
- Serial I/O port registers: SADDR, SADEN, SBUF, SCON
- Power and clock control registers: PCON
- HDW Watchdog Timer Reset: WDTRST, WDTPRG
- PCA registers: CL, CH, CCAPiL, CCAPiH, CCON, CMOD, CCAPMi
- Interrupt system registers: IE, IP, IPH
- Others: AUXR, CKCON

#### Table 1. All SFRs with their address and their reset value

|     | Bit<br>addressable                 | Non Bit addressable |                     |                     |                      |                      |                      |                                     |    |  |  |  |
|-----|------------------------------------|---------------------|---------------------|---------------------|----------------------|----------------------|----------------------|-------------------------------------|----|--|--|--|
|     | 0/8                                | 1/9                 | 2/A                 | 3/B                 | 4/C                  | 5/D                  | 6/E                  | 7/F                                 |    |  |  |  |
| F8h |                                    | CH<br>0000 0000     | CCAP0H<br>XXXX XXXX | CCAP1H<br>XXXX XXXX | CCAPL2H<br>XXXX XXXX | CCAPL3H<br>XXXX XXXX | CCAPL4H<br>XXXX XXXX |                                     | F  |  |  |  |
| F0h | B<br>0000 0000                     |                     |                     |                     |                      |                      |                      |                                     | F  |  |  |  |
| E8h | P5 bit<br>addressable<br>1111 1111 | CL<br>0000 0000     | CCAP0L<br>XXXX XXXX | CCAP1L<br>XXXX XXXX | CCAPL2L<br>XXXX XXXX | CCAPL3L<br>XXXX XXXX | CCAPL4L<br>XXXX XXXX |                                     | E  |  |  |  |
| E0h | ACC 0000 0000                      |                     |                     |                     |                      |                      |                      |                                     | E  |  |  |  |
| D8h | CCON<br>00X0 0000                  | CMOD<br>00XX X000   | CCAPM0<br>X000 0000 | CCAPM1<br>X000 0000 | CCAPM2<br>X000 0000  | CCAPM3<br>X000 0000  | CCAPM4<br>X000 0000  |                                     | D  |  |  |  |
| D0h | PSW<br>0000 0000                   |                     |                     |                     |                      |                      |                      |                                     | D  |  |  |  |
| C8h | T2CON<br>0000 0000                 | T2MOD<br>XXXX XX00  | RCAP2L<br>0000 0000 | RCAP2H<br>0000 0000 | TL2<br>0000 0000     | TH2<br>0000 0000     |                      |                                     | C  |  |  |  |
| C0h | P4 bit<br>addressable<br>1111 1111 |                     |                     |                     |                      |                      |                      | P5 byte<br>addressable<br>1111 1111 | C  |  |  |  |
| B8h | IP<br>X000 000                     | SADEN<br>0000 0000  |                     |                     |                      |                      |                      |                                     | B  |  |  |  |
| B0h | P3<br>1111 1111                    |                     |                     |                     |                      |                      |                      | IPH<br>X000 0000                    | В  |  |  |  |
| A8h | IE<br>0000 0000                    | SADDR<br>0000 0000  |                     |                     |                      |                      |                      |                                     | A  |  |  |  |
| A0h | P2<br>1111 1111                    |                     | AUXR1<br>XXXX0XX0   |                     |                      |                      | WDTRST<br>XXXX XXXX  | WDTPRG<br>XXXX X000                 | A  |  |  |  |
| 98h | SCON<br>0000 0000                  | SBUF<br>XXXX XXXX   |                     |                     |                      |                      |                      |                                     | 91 |  |  |  |
| 90h | P1<br>1111 1111                    |                     |                     |                     |                      |                      |                      |                                     | 9  |  |  |  |
| 88h | TCON<br>0000 0000                  | TMOD<br>0000 0000   | TL0<br>0000 0000    | TL1<br>0000 0000    | TH0<br>0000 0000     | TH1<br>0000 0000     | AUXR<br>XXXXXX00     | CKCON<br>XXXX XXX0                  | 81 |  |  |  |
| 80h | P0<br>1111 1111                    | SP<br>0000 0111     | DPL<br>0000 0000    | DPH<br>0000 0000    |                      |                      |                      | PCON<br>00X1 0000                   | 8  |  |  |  |
|     | 0/8                                | 1/9                 | 2/A                 | 3/B                 | 4/C                  | 5/D                  | 6/E                  | 7/F                                 |    |  |  |  |

reserved



## **5. Pin Configuration**



\*NIC: No Internal Connection



| Reset | 9 | 10 | 4 | Ι | Reset: A high on this pin for two machine cycles while the oscillator is running,                        |
|-------|---|----|---|---|--|
|       |   |    |   |   | resets the device. An internal diffused resistor to $V_{\mbox{\scriptsize SS}}$ permits a power-on reset |
|       |   |    |   |   | using only an external capacitor to V <sub>CC.</sub> If the hardware watchdog reaches its                |
|       |   |    |   |   | time-out, the reset pin becomes an output during the time the internal reset is                          |
|       |   |    |   |   | activated.   |



| Mnemonic           | ]  | Pin Nu | mber | Туре  | Name And Function   |
|--------------------|----|--------|------|-------|---|
| ALE/PROG           | 30 | 33     | 27   | O (I) | Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR's AUXR.0 bit. With this bit set, ALE will be inactive during internal fetches.   |
| PSEN               | 29 | 32     | 26   | 0     | <b>Program Store ENable:</b> The read strobe to external program memory. When executing code from the external program memory, $\overrightarrow{PSEN}$ is activated twice each machine cycle, except that two $\overrightarrow{PSEN}$ activations are skipped during each access to external data memory. $\overrightarrow{PSEN}$ is not activated during fetches from internal program memory.   |
| EA/V <sub>pp</sub> | 31 | 35     | 29   | I     | <b>External Access Enable/Programming Supply Voltage:</b> $\overline{\text{EA}}$ must be externally held low to enable the device to fetch code from external program memory locations 0000H and 3FFFH (RB) or 7FFFH (RC), or FFFFH (RD). If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH (RB) or 7FFFH (RC) $\overline{\text{EA}}$ must be held low for ROMless devices. This pin also receives the 12.75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming. If security level 1 is programmed, $\overline{\text{EA}}$ will be internally latched on Reset. |
| XTAL1              | 19 | 21     | 15   | Ι     | <b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.   |
| XTAL2              | 18 | 20     | 14   | 0     | Crystal 2: Output from the inverting oscillator amplifier   |



## 6. TS80C51Rx2 Enhanced Features

In comparison to the original 80C52, the TS80C51Rx2 implements some new features, which are:

- The X2 option.
- The Dual Data Pointer.
- The extended RAM.
- The Programmable Counter Array (PCA).
- The Watchdog.
- The 4 level interrupt priority system.
- The power-off flag.
- The ONCE mode.
- The ALE disabling.
- Some enhanced features are also located in the UART and the timer 2.

### 6.1. X2 Feature

The TS80C51Rx2 core needs only 6 clock periods per machine cycle. This feature called "X2" provides the following advantages:

- Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
- Save power consumption while keeping same CPU power (oscillator power saving).
- Save power consumption by dividing dynamically operating frequency by 2 in operating and idle modes.
- Increase CPU power by 2 while keeping same crystal frequency.

In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by software.

### 6.1.1. Description

The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and peripherals. This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 1. shows the clock generation block diagram. X2 bit is validated on XTAL1÷2 rising edge to avoid glitches when switching from X2 to STD mode. Figure 2. shows the mode switching waveforms.



Figure 1. Clock Generation Diagram



### Table 3. CKCON Register

### CKCON - Clock Control Register (8Fh)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0  |  |  |  |  |  |
|---|---|---|---|---|---|---|----|--|--|--|--|--|
| - | - | - | - | - | - | - | X2 |  |  |  |  |  |

| Bit Number | Bit<br>Mnemonic | Description   |
|------------|-----------------|---|
| 7          | -               | <b>Reserved</b><br>The value read from this bit is indeterminate. Do not set this bit.  |
| 6          | -               | <b>Reserved</b><br>The value read from this bit is indeterminate. Do not set this bit.  |
| 5          | -               | <b>Reserved</b><br>The value read from this bit is indeterminate. Do not set this bit.  |
| 4          | -               | <b>Reserved</b><br>The value read from this bit is indeterminate. Do not set this bit.  |
| 3          | -               | <b>Reserved</b><br>The value read from this bit is indeterminate. Do not set this bit.  |
| 2          | -               | <b>Reserved</b><br>The value read from this bit is indeterminate. Do not set this bit.  |
| 1          | -               | <b>Reserved</b><br>The value read from this bit is indeterminate. Do not set this bit.  |
| 0          | X2              | <b>CPU and peripheral clock bit</b><br>Clear to select 12 clock periods per machine cycle (STD mode, $F_{OSC}=F_{XTAL}/2$ ).<br>Set to select 6 clock periods per machine cycle (X2 mode, $F_{OSC}=F_{XTAL}$ ). |

Reset Value = XXXX XXX0b Not bit addressable

For further details on the X2 feature, please refer to ANM072 available on the web (http://www.atmel-wm.com)



### ASSEMBLY LANGUAGE

; Block move using dual data pointers ; Destroys DPTR0, DPTR1, A and PSW ; note: DPS exits opposite of entry state ; unless an extra INC AUXR1 is added

| 00A2   | AUXR1 EQU 0A2H                                  |  |
|--|---|--|
| ;<br>0000 909000<br>0003 05A2<br>0005 004000 | MOV DPTR,#SOURCE<br>INC AUXR1<br>MOV DPTR #DEST | ; address of SOURCE<br>; switch data pointers<br>; address of DEST |
| 0003 90A000<br>0008<br>0008 05A2             | LOOP:<br>INC AUXR1                              | ; switch data pointers   |
| 000A E0                                      | MOVX A, @DPTR                                   | ; get a byte from SOURCE   |
| 000B A3                                      | INC DPTR  | ; increment SOURCE address   |
| 000C 05A2                                    | INC AUXRI                                       | ; switch data pointers   |
| 000E F0                                      | MOVX @DPTR,A                                    | ; write the byte to DEST   |
| 000F A3                                      | INC DPTR  | : increment DEST address   |
| 0010 70F6                                    | JNZ LOOP  | ; check for 0 terminator   |
| 0012 05A2                                    | INC AUXR1                                       | ; (optional) restore DPS   |

INC is a short (2 bytes) and fast (12 clocks) way to manipulate the DPS bit in the AUXR1 SFR. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry. Observe that without the last instruction (INC AUXR1), the routine will exit with DPS in the opposite state.





Figure 5. Auto-Reload Mode Up/Down Counter (DCEN = 1)

### 6.4.2. Programmable Clock-Output

In the clock-out mode, timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 6) . The input clock increments TL2 at frequency  $F_{OSC}/2$ . The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency as a function of the system oscillator frequency and the value in the RCAP2H and RCAP2L registers :

$$Clock - OutFrequency = \frac{F_{osc}}{4 \times (65536 - RCAP2H/RCAP2L)}$$

For a 16 MHz system clock, timer 2 has a programmable frequency range of 61 Hz  $(F_{OSC}/2^{16})$  to 4 MHz  $(F_{OSC}/4)$ . The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or a different one depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.





Figure 7. PCA Timer/Counter

| Table | 8. | CMOD:  | PCA  | Counter | Mode | Register |
|-------|----|--------|------|---------|------|----------|
| abic  | υ. | CITOD. | IUII | Counter | mout | Register |

| CM<br>Addres | CMOD<br>Address 0D9H |   | CI  | DL              | WDTE                    | -                        | -                         | -           | CPS1       | CPS0      | ECF        |
|--------------|----------------------|---|---|-----------------|-------------------------|--------------------------|---------------------------|-------------|------------|-----------|------------|
|              | (                    | )   | 0   | Х               | Х                       | Х                        | 0                         | 0           | 0          |           |            |
| Syı          | nbol                 | Funct   | ion   |                 |                         |                          |                           |             |            |           |            |
| CIDL         |                      | Counter Idle control: $CIDL = 0$ programs the PCA Counter to continue functioning during idle Mode. $CIDL = 1$ programs it to be gated off during idle. |   |                 |                         |                          |                           |             |            |           | ng during  |
| WDTE         | C                    | Watchd<br>WDTE  | Watchdog Timer Enable: $WDTE = 0$ disables Watchdog Timer function on PCA Module 4.<br>WDTE = 1 enables it. |                 |                         |                          |                           |             |            |           |            |
| -            |                      | Not imp   | olemente  | d, res          | served for              | future use               | a                         |             |            |           |            |
| CPS1         |                      | PCA Co  | ount Puls   | se Se           | lect bit 1.             |                          |                           |             |            |           |            |
| CPS0         |                      | PCA Co  | ount Puls   | se Se           | lect bit 0.             |                          |                           |             |            |           |            |
|              |                      | CPS1  | CPS0  | Sele            | cted PCA                | input. <sup>b</sup>      |                           |             |            |           |            |
|              |                      | 0   | 0   | Inte            | rnal clock              | $f_{osc}/12$ ( C         | Dr f <sub>osc</sub> /6 in | X2 Mode     | e).        |           |            |
|              |                      | 0   | 1   | Inte            | rnal clock              | $f_{osc}/4$ ( Or         | f <sub>osc</sub> /2 in    | X2 Mode)    |            |           |            |
|              |                      | 1 0 Timer 0 Overflow  |   |                 |                         |                          |                           |             |            |           |            |
|              |                      | 1   | 1   | Exte            | ernal clock             | at ECI/P1                | .2 pin (ma                | ax rate = f | osc/ 8)    |           |            |
| ECF          |                      | PCA Ei<br>interrup  | nable Co<br>t. ECF =  | unter<br>= 0 di | Overflow<br>sables that | interrupt:<br>t function | ECF = 1 of CF.            | enables Cl  | F bit in C | CON to ge | enerate an |

User software should not write 1s to reserved bits. These bits may be used in future 8051 family a. products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate. b.  $f_{osc} = oscillator frequency$ 

The CMOD SFR includes three additional bits associated with the PCA (See Figure 7 and Table 8).

- The CIDL bit which allows the PCA to stop during idle mode. •
- The WDTE bit which enables or disables the watchdog function on module 4. •

CCA



| Table 10. | <b>CCAPMn:</b> | PCA | Modules | Compare/Capt | ure Control | Registers |
|-----------|----------------|-----|---------|--------------|-------------|-----------|
|-----------|----------------|-----|---------|--------------|-------------|-----------|

| PMn Address<br>n = 0 - 4 |      | CCAPI<br>CCAPI<br>CCAPI<br>CCAPI<br>CCAPI | M0=0DAH<br>M1=0DBH<br>M2=0DCH<br>M3=0DDH<br>M4=0DEH |   |                         |                        |                        |                          |                          |            |            |
|--------------------------|------|---|---|---|-------------------------|------------------------|------------------------|--------------------------|--------------------------|------------|------------|
|                          |      |   |   | -   | ECOMn                   | CAPPn                  | CAPNn                  | MATn                     | TOGn                     | PWMm       | ECCFn      |
|                          |      | Res                                       | et value  | Х   | 0                       | 0                      | 0                      | 0                        | 0                        | 0          | 0          |
|                          | Syı  | nbol                                      | Function  | l   |                         |                        |                        |                          |                          |            |            |
|                          | -    |   | Not implen  | Not implemented, reserved for future use. <sup>a</sup>  |                         |                        |                        |                          |                          |            |            |
|                          | ECOM | In  | Enable Cor  | Enable Comparator. ECOMn = 1 enables the comparator function.   |                         |                        |                        |                          |                          |            |            |
|                          | CAPP | n   | Capture Po  | Capture Positive, CAPPn = 1 enables positive edge capture.  |                         |                        |                        |                          |                          |            |            |
|                          | CAPN | n   | Capture Ne  | pture Negative, CAPNn = 1 enables negative edge capture.  |                         |                        |                        |                          |                          |            |            |
|                          | MATn | 1   | Match. Wh<br>register cau                           | en MATn<br>ises the C   | = 1, a ma<br>CFn bit in | atch of the<br>CCON to | PCA cou<br>be set, fla | nter with a sigging an i | this modul<br>interrupt. | le's compa | re/capture |
|                          | TOGn |   | Toggle. Wi<br>register cau                          | oggle. When TOGn = 1, a match of the PCA counter with this module's compare/capture gister causes the CEXn pin to toggle. |                         |                        |                        |                          |                          |            |            |
|                          | PWM  | 1   | Pulse Width<br>modulated                            | ulse Width Modulation Mode. PWMn = 1 enables the CEXn pin to be used as a pulse width nodulated output.                   |                         |                        |                        |                          |                          |            |            |
|                          | ECCF | n   | Enable CC   | nable CCF interrupt. Enables compare/capture flag CCFn in the CCON register to generate n interrupt.                      |                         |                        |                        |                          |                          |            |            |

a. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

| ECOMn | CAPPn | CAPNn | MATn | TOGn | PWMm | ECCFn | Module Function                                      |
|-------|-------|-------|------|------|------|-------|--|
| 0     | 0     | 0     | 0    | 0    | 0    | 0     | No Operation   |
| X     | 1     | 0     | 0    | 0    | 0    | Х     | 16-bit capture by a positive-edge trigger<br>on CEXn |
| X     | 0     | 1     | 0    | 0    | 0    | Х     | 16-bit capture by a negative trigger on CEXn         |
| X     | 1     | 1     | 0    | 0    | 0    | Х     | 16-bit capture by a transition on CEXn               |
| 1     | 0     | 0     | 1    | 0    | 0    | Х     | 16-bit Software Timer / Compare mode.                |
| 1     | 0     | 0     | 1    | 1    | 0    | Х     | 16-bit High Speed Output                             |
| 1     | 0     | 0     | 0    | 0    | 1    | 0     | 8-bit PWM  |
| 1     | 0     | 0     | 1    | Х    | 0    | Х     | Watchdog Timer (module 4 only)                       |

Table 11. PCA Module Modes (CCAPMn Registers)

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output (See Table 12 & Table 13)



## 6.5.1. PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated (Refer to Figure 9).



Figure 9. PCA Capture Mode



### 6.5.4. Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 12 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. This allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.



Figure 12. PCA PWM Mode

## 6.5.5. PCA Watchdog Timer

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed. Figure 10 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has three options:

- 1. periodically change the compare value so it will never match the PCA timer,
- 2. periodically change the PCA timer value so it will never match the compare values, or
- 3. disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for all modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

This watchdog timer won't generate a reset out on the reset pin.



### 6.6.5. Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

### SADEN - Slave Address Mask Register (B9h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
|   |   |   |   |   |   |   |   |

Reset Value = 0000 0000b Not bit addressable

#### SADDR - Slave Address Register (A9h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
|   |   |   |   |   |   |   |   |

Reset Value = 0000 0000b Not bit addressable



### 6.12. Power-Off Flag

The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset.

A cold start reset is the one induced by  $V_{CC}$  switch-on. A warm start reset occurs while  $V_{CC}$  is still applied to the device and could be generated for example by an exit from power-down.

The power-off flag (POF) is located in PCON register (See Table 26.). POF is set by hardware when  $V_{CC}$  rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset.

The POF value is only relevant with a Vcc range from 4.5V to 5.5V. For lower Vcc value, reading POF bit will return indeterminate value.

#### Table 26. PCON Register

#### PCON - Power Control Register (87h)

| 7          | 6               | 5  | 4   | 3                | 2   | 1  | 0   |  |  |  |
|------------|-----------------|--|---|------------------|-----|----|-----|--|--|--|
| SMOD1      | SMOD            | -  | POF   | GF1              | GF0 | PD | IDL |  |  |  |
| Bit Number | Bit<br>Mnemonic |  | Description   |                  |     |    |     |  |  |  |
| 7          | SMOD1           | Serial port Mode bit<br>Set to select dou                        | erial port Mode bit 1<br>Set to select double baud rate in mode 1, 2 or 3.  |                  |     |    |     |  |  |  |
| 6          | SMOD0           | Serial port Mode bit<br>Clear to select SI<br>Set to to select F | rial port Mode bit 0<br>Clear to select SM0 bit in SCON register.<br>Set to to select FE bit in SCON register.  |                  |     |    |     |  |  |  |
| 5          | -               | <b>Reserved</b><br>The value read fr                             | <b>teserved</b><br>The value read from this bit is indeterminate. Do not set this bit.  |                  |     |    |     |  |  |  |
| 4          | POF             | Power-Off Flag<br>Clear to recogniz<br>Set by hardware           | Power-Off Flag<br>Clear to recognize next reset type.<br>Set by hardware when V <sub>CC</sub> rises from 0 to its nominal voltage. Can also be set by software. |                  |     |    |     |  |  |  |
| 3          | GF1             | General purpose Fla<br>Cleared by user f<br>Set by user for g    | General purpose Flag<br>Cleared by user for general purpose usage.<br>Set by user for general purpose usage.  |                  |     |    |     |  |  |  |
| 2          | GF0             | General purpose Fla<br>Cleared by user f<br>Set by user for g    | General purpose Flag<br>Cleared by user for general purpose usage.<br>Set by user for general purpose usage.  |                  |     |    |     |  |  |  |
| 1          | PD              | Power-Down mode I<br>Cleared by hardw<br>Set to enter powe       | Power-Down mode bit<br>Cleared by hardware when reset occurs.<br>Set to enter power-down mode.  |                  |     |    |     |  |  |  |
| 0          | IDL             | Idle mode bit<br>Clear by hardwar<br>Set to enter idle r         | e when interrupt on ode.  | or reset occurs. |     |    |     |  |  |  |

Reset Value = 00X1 0000b Not bit addressable





\* See Table 31. for proper value on these inputs

Figure 18. Set-Up Modes Configuration

### 8.3.3. Programming Algorithm

The Improved Quick Pulse algorithm is based on the Quick Pulse algorithm and decreases the number of pulses applied during byte programming from 25 to 1.

To program the TS87C51RB2/RC2/RD2 the following sequence must be exercised:

- Step 1: Activate the combination of control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Input the appropriate data on the data lines.
- Step 4: Raise  $\overline{EA}/VPP$  from VCC to VPP (typical 12.75V).
- Step 5: Pulse ALE/PROG once.
- Step 6: Lower  $\overline{EA}/VPP$  from VPP to VCC

Repeat step 2 through 6 changing the address and data for the entire array or until the end of the object file is reached (See Figure 19.).

### 8.3.4. Verify algorithm

Code array verify must be done after each byte or block of bytes is programmed. In either case, a complete verify of the programmed array will ensure reliable programming of the TS87C51RB2/RC2/RD2.

P 2.7 is used to enable data output.

To verify the TS87C51RB2/RC2/RD2 code the following sequence must be exercised:

- Step 1: Activate the combination of program and control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Read data on the data lines.

Repeat step 2 through 3 changing the address for the entire array verification (See Figure 19.)

The encryption array cannot be directly verified. Verification of the encryption array is done by observing that the code array is well encrypted.



| Symbol                       | Parameter  | Min | Тур | Max   | Unit | Test Conditions        |
|------------------------------|--|-----|-----|---|------|------------------------|
| I <sub>CC</sub><br>operating | Power Supply Current Maximum values, X1 mode: <sup>(7)</sup> |     |     | 3 + 0.6 Freq<br>(MHz)<br>@12MHz 10.2<br>@16MHz 12.6 | mA   | $V_{CC} = 5.5 V^{(8)}$ |
| I <sub>CC</sub><br>idle      | Power Supply Current Maximum values, X1 mode: <sup>(7)</sup> |     |     | 0.25+0.3Freq<br>(MHz)<br>@12MHz 3.9<br>@16MHz 5.1   | mA   | $V_{CC} = 5.5 V^{(2)}$ |

## **10.4. DC Parameters for Low Voltage**

TA = 0°C to +70°C; V<sub>SS</sub> = 0 V; V<sub>CC</sub> = 2.7 V to 5.5 V  $\pm$  10%; F = 0 to 30 MHz. TA = -40°C to +85°C; V<sub>SS</sub> = 0 V; V<sub>CC</sub> = 2.7 V to 5.5 V  $\pm$  10%; F = 0 to 30 MHz.

| Table 33 | . DC | <b>Parameters</b> | for | Low | Voltage |
|----------|------|-------------------|-----|-----|---------|
|----------|------|-------------------|-----|-----|---------|

| Symbol                            | Parameter  | Min                 | Тур               | Max   | Unit | Test Conditions                                      |
|-----------------------------------|--|---------------------|-------------------|---|------|--|
| V <sub>IL</sub>                   | Input Low Voltage  | -0.5                |                   | 0.2 V <sub>CC</sub> - 0.1                         | v    |  |
| V <sub>IH</sub>                   | Input High Voltage except XTAL1, RST                         | $0.2 V_{CC} + 0.9$  |                   | V <sub>CC</sub> + 0.5                             | v    |  |
| V <sub>IH1</sub>                  | Input High Voltage, XTAL1, RST                               | 0.7 V <sub>CC</sub> |                   | V <sub>CC</sub> + 0.5                             | v    |  |
| V <sub>OL</sub>                   | Output Low Voltage, ports 1, 2, 3, 4, 5 <sup>(6)</sup>       |                     |                   | 0.45  | v    | $I_{OL} = 0.8 \text{ mA}^{(4)}$                      |
| V <sub>OL1</sub>                  | Output Low Voltage, port 0, ALE, PSEN (6)                    |                     |                   | 0.45  | v    | $I_{OL} = 1.6 \text{ mA}^{(4)}$                      |
| V <sub>OH</sub>                   | Output High Voltage, ports 1, 2, 3, 4, 5                     | 0.9 V <sub>CC</sub> |                   |   | V    | $I_{OH} = -10 \ \mu A$                               |
| V <sub>OH1</sub>                  | Output High Voltage, port 0, ALE, PSEN                       | 0.9 V <sub>CC</sub> |                   |   | v    | $I_{OH} = -40 \ \mu A$                               |
| I <sub>IL</sub>                   | Logical 0 Input Current ports 1, 2, 3, 4, 5                  |                     |                   | -50   | μΑ   | Vin = 0.45 V   |
| I <sub>LI</sub>                   | Input Leakage Current  |                     |                   | ±10   | μΑ   | 0.45 V < Vin < V <sub>CC</sub>                       |
| I <sub>TL</sub>                   | Logical 1 to 0 Transition Current, ports 1, 2, 3, 4, 5       |                     |                   | -650  | μΑ   | Vin = 2.0 V  |
| R <sub>RST</sub>                  | RST Pulldown Resistor  | 50                  | 90 <sup>(5)</sup> | 200   | kΩ   |  |
| CIO                               | Capacitance of I/O Buffer                                    |                     |                   | 10  | pF   | $    Fc = 1 MHz  TA = 25^{\circ}C $                  |
| I <sub>PD</sub>                   | Power Down Current   |                     | 20 <sup>(5)</sup> | 50  | μΑ   | $V_{\rm CC} = 2.0 \text{ V to } 5.5 \text{ V}^{(3)}$ |
|                                   |  |                     | 10 <sup>(5)</sup> | 30  |      | $V_{\rm CC} = 2.0 \text{ V to } 3.3 \text{ V}^{(3)}$ |
| I <sub>CC</sub><br>under<br>RESET | Power Supply Current Maximum values, X1 mode: <sup>(7)</sup> |                     |                   | 1 + 0.2 Freq<br>(MHz)<br>@12MHz 3.4<br>@16MHz 4.2 | mA   | $V_{CC} = 3.3 V^{(1)}$                               |
| I <sub>CC</sub><br>operating      | Power Supply Current Maximum values, X1 mode: <sup>(7)</sup> |                     |                   | 1 + 0.3 Freq<br>(MHz)<br>@12MHz 4.6<br>@16MHz 5.8 | mA   | $V_{\rm CC} = 3.3 \ V^{(8)}$                         |



| Symbol            | Туре | Standard<br>Clock | X2 Clock  | -M | -V | -L | Units |
|-------------------|------|-------------------|-----------|----|----|----|-------|
| T <sub>LHLL</sub> | Min  | 2 T - x           | T - x     | 10 | 8  | 15 | ns    |
| T <sub>AVLL</sub> | Min  | T - x             | 0.5 T - x | 15 | 13 | 20 | ns    |
| T <sub>LLAX</sub> | Min  | T - x             | 0.5 T - x | 15 | 13 | 20 | ns    |
| T <sub>LLIV</sub> | Max  | 4 T - x           | 2 T - x   | 30 | 22 | 35 | ns    |
| T <sub>LLPL</sub> | Min  | T - x             | 0.5 T - x | 10 | 8  | 15 | ns    |
| T <sub>PLPH</sub> | Min  | 3 T - x           | 1.5 T - x | 20 | 15 | 25 | ns    |
| T <sub>PLIV</sub> | Max  | 3 T - x           | 1.5 T - x | 40 | 25 | 45 | ns    |
| T <sub>PXIX</sub> | Min  | x                 | x         | 0  | 0  | 0  | ns    |
| T <sub>PXIZ</sub> | Max  | T - x             | 0.5 T - x | 7  | 5  | 15 | ns    |
| T <sub>AVIV</sub> | Max  | 5 T - x           | 2.5 T - x | 40 | 30 | 45 | ns    |
| T <sub>PLAZ</sub> | Max  | x                 | x         | 10 | 10 | 10 | ns    |

 Table 38. AC Parameters for a Variable Clock: derating formula

## 10.5.3. External Program Memory Read Cycle



Figure 25. External Program Memory Read Cycle



### **10.5.11. External Clock Drive Characteristics (XTAL1)**

| Table | 46. | AC | <b>Parameters</b> |
|-------|-----|----|-------------------|
|-------|-----|----|-------------------|

| Symbol                               | Parameter               | Min | Max | Units |
|--------------------------------------|-------------------------|-----|-----|-------|
| T <sub>CLCL</sub>                    | Oscillator Period       | 25  |     | ns    |
| T <sub>CHCX</sub>                    | High Time               | 5   |     | ns    |
| T <sub>CLCX</sub>                    | Low Time                | 5   |     | ns    |
| T <sub>CLCH</sub>                    | Rise Time               |     | 5   | ns    |
| T <sub>CHCL</sub>                    | Fall Time               |     | 5   | ns    |
| T <sub>CHCX</sub> /T <sub>CLCX</sub> | Cyclic ratio in X2 mode | 40  | 60  | %     |

### 10.5.12. External Clock Drive Waveforms



### Figure 30. External Clock Drive Waveforms

### 10.5.13. AC Testing Input/Output Waveforms



Figure 31. AC Testing Input/Output Waveforms

AC inputs during testing are driven at  $V_{CC}$  - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at  $V_{IH}$  min for a logic "1" and  $V_{IL}$  max for a logic "0".

### **10.5.14. Float Waveforms**



Figure 32. Float Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.  $I_{OL}/I_{OH} \ge \pm 20$ mA.

### 10.5.15. Clock Waveforms

Valid in normal clock mode. In X2 mode XTAL2 signal must be changed to XTAL2 divided by two.



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ( $T_A=25^{\circ}C$  fully loaded) RD and WR propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.