

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	40/20MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	64KB (64K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-VQFP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/ts87c51rd2-mie

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



PDIL40 PLCC44	ROM (bytes)	EPROM (bytes)	XRAM (bytes)	TOTAL RAM (bytes)	I/O
VQFP44 1.4 TS80C51RA2 TS80C51RD2	0 0	0 0	256 768	512 1024	32 32
TS83C51RB2	16k	0	256	512	32
TS83C51RC2	32k	0	256	512	32
TS83C51RD2	64k	0	768	1024	32
TS87C51RB2	0	16k	256	512	32
TS87C51RC2	0	32k	256	512	32
TS87C51RD2	0	64k	768	1024	32

PLCC68 VQFP64 1.4	ROM (bytes)	EPROM (bytes)	XRAM (bytes)	TOTAL RAM (bytes)	I/O
TS80C51RD2	0	0	768	1024	48
TS83C51RD2	64k	0	768	1024	48
TS87C51RD2	0	64k	768	1024	48

## 3. Block Diagram







		Pin Nu	mber	-			
Mnemonic	DIL	LCC	VQFP 1.4	Туре	Name And Function		
V <sub>SS</sub>	20	22	16	Ι	Ground: 0V reference		
Vss1		1	39	Ι	Optional Ground: Contact the Sales Office for ground connection.		
V <sub>CC</sub>	40	44	38	Ι	<b>Power Supply:</b> This is the power supply voltage for normal, idle and power- down operation		
P0.0-P0.7	39-32	43-36	37-30	I/O	<b>Port 0</b> : Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs. Port 0 pins must be polarized to Vcc or Vss in order to prevent any parasitic current consumption. Port 0 is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s. Port 0 also inputs the code bytes during EPROM programming. External pull-ups are required during program verification during which P0 outputs the code bytes.		
P1.0-P1.7	1-8	2-9	40-44 1-3	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current because of the internal pull-ups. Port 1 also receives the low-order address byte during memory programming and verification. Alternate functions for Port 1 include:		
	1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout		
	2	3	41	Ι	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control		
	3	4	42	Ι	ECI (P1.2): External Clock for the PCA		
	4	5	43	I/O	CEX0 (P1.3): Capture/Compare External I/O for PCA module 0		
	5	6	44	I/O	CEX1 (P1.4): Capture/Compare External I/O for PCA module 1		
	6	7	45	I/O	CEX0 (P1.5): Capture/Compare External I/O for PCA module 2		
	7	8	46	I/O	CEX0 (P1.6): Capture/Compare External I/O for PCA module 3		
	8	9	47	I/O	CEX0 (P1.7): Capture/Compare External I/O for PCA module 4		
P2.0-P2.7	21-28	24-31	18-25	I/O	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR).In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR. Some Port 2 pins (P2.0 to P2.5) receive the high order address bits during EPROM programming and verification:		
P3.0-P3.7	10-17	11, 13-19	5, 7-13	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull-ups. Some Port 3 pins (P3.4 to P3.5) receive the high order address bits during EPROM programming and verification. Port 3 also serves the special features of the 80C51 family, as listed below.		
	10	11	5	Ι	RXD (P3.0): Serial input port		
	11	13	7	0	TXD (P3.1): Serial output port		
	12	14	8	Ι	<b>INTO</b> (P3.2): External interrupt 0		
	13	15	9	Ι	<b>INT1</b> (P3.3): External interrupt 1		
	14	16	10	Ι	T0 (P3.4): Timer 0 external input		
	15	17	11	Ι	T1 (P3.5): Timer 1 external input		
	16	18	12	0	WR (P3.6): External data memory write strobe		
	17	19	13	0	<b>RD</b> (P3.7): External data memory read strobe		



Mnemonic	1	Pin Nu	mber	Туре	Name And Function
ALE/PROG	30	33	27	O (I)	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR's AUXR.0 bit. With this bit set, ALE will be inactive during internal fetches.
PSEN	29	32	26	0	<b>Program Store ENable:</b> The read strobe to external program memory. When executing code from the external program memory, $\overrightarrow{PSEN}$ is activated twice each machine cycle, except that two $\overrightarrow{PSEN}$ activations are skipped during each access to external data memory. $\overrightarrow{PSEN}$ is not activated during fetches from internal program memory.
ĒĀ/V <sub>PP</sub>	31	35	29	I	<b>External Access Enable/Programming Supply Voltage:</b> $\overline{\text{EA}}$ must be externally held low to enable the device to fetch code from external program memory locations 0000H and 3FFFH (RB) or 7FFFH (RC), or FFFFH (RD). If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH (RB) or 7FFFH (RC) $\overline{\text{EA}}$ must be held low for ROMless devices. This pin also receives the 12.75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming. If security level 1 is programmed, $\overline{\text{EA}}$ will be internally latched on Reset.
XTAL1	19	21	15	Ι	<b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier







The X2 bit in the CKCON register (See Table 3.) allows to switch from 12 clock cycles per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode). Setting this bit activates the X2 feature (X2 mode).

### CAUTION

In order to prevent any incorrect operation while operating in X2 mode, user must be aware that all peripherals using clock frequency as time reference (UART, timers, PCA...) will have their time reference divided by two. For example a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. UART with 4800 baud rate will have 9600 baud rate.



## ASSEMBLY LANGUAGE

; Block move using dual data pointers ; Destroys DPTR0, DPTR1, A and PSW ; note: DPS exits opposite of entry state ; unless an extra INC AUXR1 is added

00A2	AUXR1 EQU 0A2H	
; 0000 909000 0003 05A2 0005 90A000	MOV DPTR,#SOURCE INC AUXR1 MOV DPTR,#DEST	; address of SOURCE ; switch data pointers ; address of DEST
0008 0008 05A2 000A E0	LOOP: INC AUXR1 MOVX A,@DPTR	; switch data pointers ; get a byte from SOURCE
000A E0 000B A3 000C 05A2 000E F0	INC DPTR INC AUXR1 MOVX @DPTR.A	; increment SOURCE address ; switch data pointers ; write the byte to DEST
000E F0 000F A3 0010 70F6 0012 05A2	INC DPTR JNZ LOOP INC AUXR1	; increment DEST address ; check for 0 terminator ; (optional) restore DPS

INC is a short (2 bytes) and fast (12 clocks) way to manipulate the DPS bit in the AUXR1 SFR. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry. Observe that without the last instruction (INC AUXR1), the routine will exit with DPS in the opposite state.



## 6.4. Timer 2

The timer 2 in the TS80C51RX2 is compatible with the timer 2 in the 80C52.

It is a 16-bit timer/counter: the count is maintained by two eight-bit timer registers, TH2 and TL2, connected in cascade. It is controlled by T2CON register (See Table 6) and T2MOD register (See Table 7). Timer 2 operation is similar to Timer 0 and Timer 1. C/T2 selects  $F_{OSC}/12$  (timer operation) or external pin T2 (counter operation) as the timer clock input. Setting TR2 allows TL2 to be incremented by the selected input.

Timer 2 has 3 operating modes: capture, autoreload and Baud Rate Generator. These modes are selected by the combination of RCLK, TCLK and  $CP/\overline{RL2}$  (T2CON), as described in the Atmel Wireless & Microcontrollers 8-bit Microcontroller Hardware description.

Refer to the Atmel Wireless & Microcontrollers 8-bit Microcontroller Hardware description for the description of Capture and Baud Rate Generator Modes.

In TS80C51RX2 Timer 2 includes the following enhancements:

- Auto-reload mode with up or down counter
- Programmable clock-output

## 6.4.1. Auto-Reload Mode

The auto-reload mode configures timer 2 as a 16-bit timer or event counter with automatic reload. If DCEN bit in T2MOD is cleared, timer 2 behaves as in 80C52 (refer to the Atmel Wireless & Microcontrollers 8-bit Microcontroller Hardware description). If DCEN bit is set, timer 2 acts as an Up/down timer/counter as shown in Figure 5. In this mode the T2EX pin controls the direction of count.

When T2EX is high, timer 2 counts up. Timer overflow occurs at FFFFh which sets the TF2 flag and generates an interrupt request. The overflow also causes the 16-bit value in RCAP2H and RCAP2L registers to be loaded into the timer registers TH2 and TL2.

When T2EX is low, timer 2 counts down. Timer underflow occurs when the count in the timer registers TH2 and TL2 equals the value stored in RCAP2H and RCAP2L registers. The underflow sets TF2 flag and reloads FFFFh into the timer registers.

The EXF2 bit toggles when timer 2 overflows or underflows according to the direction of the count. EXF2 does not generate any interrupt. This bit can be used to provide 17-bit resolution.



### Table 7. T2MOD Register

T2MOD - Timer 2 Mode Control Register (C9h)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	T2OE	DCEN

Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
3	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
2	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
1	T2OE	Timer 2 Output Enable bit Clear to program P1.0/T2 as clock input or I/O port. Set to program P1.0/T2 as clock output.
0	DCEN	Down Counter Enable bit Clear to disable timer 2 as up/down counter. Set to enable timer 2 as up/down counter.

Reset Value = XXXX XX00b Not bit addressable



• The ECF bit which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows.



**The CCON SFR** contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (Refer to Table 9).

- Bit CR (CCON.6) must be set by software to run the PCA. The PCA is shut off by clearing this bit.
- Bit CF: The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set. The CF bit can only be cleared by software.
- Bits 0 through 4 are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software.

CCON Address 0D8H			CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	
	Rese	et value	0	0	X	0	0	0	0	0	
Sy	nbol	Function									
CF		an interrup	CA Counter Overflow flag. Set by hardware when the counter rolls over. CF flags in interrupt if bit ECF in CMOD is set. CF may be set by either hardware or software but an only be cleared by software.								
CR		1	PCA Counter Run control bit. Set by software to turn the PCA counter on. Must be cleared by software to turn the PCA counter off.								
-		Not implen	nented, res	erved for	future use	e. <sup>a</sup>					
CCF4		PCA Modu cleared by		rupt flag.	Set by ha	ardware wh	nen a matc	h or captu	are occurs	. Must be	
CCF3		PCA Modu cleared by		rupt flag.	Set by ha	ardware wł	nen a matc	h or captu	are occurs	. Must be	
CCF2		PCA Module 2 interrupt flag. Set by hardware when a match or capture occurs. Must l cleared by software.							. Must be		
CCF1	PCA Module 1 interrupt flag. Set by hardware when a match or capture occurs. Mus								. Must be		
CCF0		PCA Modu cleared by		rupt flag.	Set by ha	ardware wł	nen a matc	h or captu	are occurs	. Must be	

 Table 9. CCON: PCA Counter Control Register

a. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

The watchdog timer function is implemented in module 4 (See Figure 10).

The PCA interrupt system is shown in Figure 8






Figure 8. PCA Interrupt System

PCA Modules: each one of the five compare/capture modules has six possible functions. It can perform:

- 16-bit Capture, positive-edge triggered,
- 16-bit Capture, negative-edge triggered,
- 16-bit Capture, both positive and negative-edge triggered,
- 16-bit Software Timer,
- 16-bit High Speed Output,
- 8-bit Pulse Width Modulator.

In addition, module 4 can be used as a Watchdog Timer.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (See Table 10). The registers contain the bits that control the mode that each module will operate in.

- The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module.
- PWM (CCAPMn.1) enables the pulse width modulation mode.
- The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register.
- The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.
- The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition.
- The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function.

Table 11 shows the CCAPMn settings for the various PCA functions.

CCA



Table 10. CCAPMn: PCA Modules Compare/Capture Control Register	Table 10	). CCAPMn: PC	<b>A Modules</b>	<b>Compare/Capture</b>	<b>Control Register</b>
--	----------	---------------	------------------	------------------------	-------------------------

APMn A n = 0 -		CCAPN CCAPN CCAPN	40=0DAH 41=0DBH 42=0DCH 43=0DDH 44=0DEH								
				-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMm	ECCFn
		Reset value         X         0         0         0         0         0         0         0							0	0	
	Syı	Symbol Function									
	-		Not implen	nented, res	served for	future use.	a				
	ECOM	In	Enable Cor	nparator. I	ECOMn =	1 enables	the compa	rator func	tion.		
	CAPP	n	Capture Po	sitive, CA	PPn = 1 e	nables pos	itive edge	capture.			
	CAPN	n	Capture Ne	gative, CA	APNn = 1	enables ne	gative edg	e capture.			
	MATn	1	Match. Wh register cau							le's compa	re/capture
	TOGn	<b>TOGn</b> Toggle. When TOGn = 1, a match of the PCA counter with this module's compare/capture register causes the CEXn pin to toggle.						re/capture			
	PWMn         Pulse Width Modulation Mode. PWMn = 1 enables the CEXn pin to be used as a pulse width modulated output.							ılse width			
	ECCF	n	Enable CCI an interrupt		. Enables o	compare/ca	pture flag	CCFn in t	he CCON	register to	o generate

a. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMm	ECCFn	Module Function
0	0	0	0	0	0	0	No Operation
X	1	0	0	0	0	Х	16-bit capture by a positive-edge trigger on CEXn
X	0	1	0	0	0	Х	16-bit capture by a negative trigger on CEXn
X	1	1	0	0	0	Х	16-bit capture by a transition on CEXn
1	0	0	1	0	0	Х	16-bit Software Timer / Compare mode.
1	0	0	1	1	0	Х	16-bit High Speed Output
1	0	0	0	0	1	0	8-bit PWM
1	0	0	1	Х	0	Х	Watchdog Timer (module 4 only)

Table 11. PCA Module Modes (CCAPMn Registers)

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output (See Table 12 & Table 13)



### 6.6.5. Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

### SADEN - Slave Address Mask Register (B9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable

### SADDR - Slave Address Register (A9h)

7	6	5	4	3	2	1	0

Reset Value = 0000 0000b Not bit addressable



### Table 21. IPH Register

#### IPH - Interrupt Priority High Register (B7h)

7	6	5	4	3	2	1	0
-	РРСН	РТ2Н	PSH	PT1H	PX1H	РТОН	РХОН
Bit Number	Bit Mnemonic			Descrip	tion		
7	-	Reserved The value read f	from this bit is ind	eterminate. Do not s	et this bit.		
6	РРСН	PCA interrupt prio		<u>ority Level</u> Lowest Highest			
5	РТ2Н	<b>Timer 2 overflow in</b> <u>PT2H</u> 0 0 1 1 1	tterrupt Priority <u>PT2</u> 0 1 0 1 1	<b>High bit</b> <u>Priority Level</u> Lowest Highest			
4	PSH	Serial port Priority PSH 0 1 1 1	High bit <u>PS</u> 0 1 0 1	<u>Priority Level</u> Lowest Highest			
3	PT1H	<b>Timer 1 overflow in</b> <u>PT1H</u> 0 0 1 1 1	<b>tterrupt Priority</b> <u>PT1</u> 0 1 0 1 1	High bit <u>Priority Level</u> Lowest Highest			
2	PX1H	External interrupt <u>PX1H</u> 0 1 1 1	1 Priority High b <u>PX1</u> 0 1 0 1 1	it <u>Priority Level</u> Lowest Highest			
1	РТОН	Timer 0 overflow in <u>PT0H</u> 0           1           1	tterrupt Priority <u>PTO</u> 0 1 0 1 1 1 1 1 1 1	<b>High bit</b> <u>Priority Level</u> Lowest Highest			
0	РХОН	External interrupt <u>PX0H</u> 0 1 1 1	0 Priority High b <u>PX0</u> 0 1 0 1	<b>it</b> <u>Priority Level</u> Lowest Highest			

Reset Value = X000 0000b Not bit addressable



## 6.12. Power-Off Flag

The power-off flag allows the user to distinguish between a "cold start" reset and a "warm start" reset.

A cold start reset is the one induced by  $V_{CC}$  switch-on. A warm start reset occurs while  $V_{CC}$  is still applied to the device and could be generated for example by an exit from power-down.

The power-off flag (POF) is located in PCON register (See Table 26.). POF is set by hardware when  $V_{CC}$  rises from 0 to its nominal voltage. The POF can be set or cleared by software allowing the user to determine the type of reset.

The POF value is only relevant with a Vcc range from 4.5V to 5.5V. For lower Vcc value, reading POF bit will return indeterminate value.


### Table 26. PCON Register

#### PCON - Power Control Register (87h)

7	6	5	4	3	2	1	0			
SMOD1	SMOD0	-	PD	IDL						
Bit Number	Bit Mnemonic		Description							
7	SMOD1	Serial port Mode bi Set to select dou	t <b>1</b> ble baud rate in m	ode 1, 2 or 3.						
6	SMOD0		t <b>0</b> M0 bit in SCON re E bit in SCON reg							
5	-	<b>Reserved</b> The value read fr	om this bit is inde	terminate. Do not s	set this bit.					
4	POF	Power-Off Flag Clear to recogniz Set by hardware	e next reset type. when V <sub>CC</sub> rises fr	om 0 to its nomina	l voltage. Can also	be set by software	<i>.</i> .			
3	GF1		<b>ag</b> for general purpose eneral purpose usa							
2	GF0		<b>ag</b> for general purpose eneral purpose usa							
1	PD	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.								
0	IDL	Idle mode bit Clear by hardwa Set to enter idle	re when interrupt on node.	or reset occurs.						

Reset Value = 00X1 0000b Not bit addressable





\* See Table 31. for proper value on these inputs

Figure 18. Set-Up Modes Configuration

## 8.3.3. Programming Algorithm

The Improved Quick Pulse algorithm is based on the Quick Pulse algorithm and decreases the number of pulses applied during byte programming from 25 to 1.

To program the TS87C51RB2/RC2/RD2 the following sequence must be exercised:

- Step 1: Activate the combination of control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Input the appropriate data on the data lines.
- Step 4: Raise  $\overline{EA}/VPP$  from VCC to VPP (typical 12.75V).
- Step 5: Pulse ALE/PROG once.
- Step 6: Lower  $\overline{EA}/VPP$  from VPP to VCC

Repeat step 2 through 6 changing the address and data for the entire array or until the end of the object file is reached (See Figure 19.).

## 8.3.4. Verify algorithm

Code array verify must be done after each byte or block of bytes is programmed. In either case, a complete verify of the programmed array will ensure reliable programming of the TS87C51RB2/RC2/RD2.

P 2.7 is used to enable data output.

To verify the TS87C51RB2/RC2/RD2 code the following sequence must be exercised:

- Step 1: Activate the combination of program and control signals.
- Step 2: Input the valid address on the address lines.
- Step 3: Read data on the data lines.

Repeat step 2 through 3 changing the address for the entire array verification (See Figure 19.)

The encryption array cannot be directly verified. Verification of the encryption array is done by observing that the code array is well encrypted.



## 9. Signature Bytes

The TS83/87C51RB2/RC2/RD2 has four signature bytes in location 30h, 31h, 60h and 61h. To read these bytes follow the procedure for EPROM verify but activate the control lines provided in Table 31. for Read Signature Bytes. Table 31. shows the content of the signature byte for the TS87C51RB2/RC2/RD2.

Location	Contents	Comment
30h	58h	Manufacturer Code: Atmel Wireless & Microcontrollers
31h	57h	Family Code: C51 X2
60h	7Ch	Product name: TS83C51RD2
60h	FCh	Product name: TS87C51RD2
60h	37h	Product name: TS83C51RC2
60h	B7h	Product name: TS87C51RC2
60h	3Bh	Product name: TS83C51RB2
60h	BBh	Product name: TS87C51RB2
61h	FFh	Product revision number

### Table 31. Signature Bytes Content



## 10.3. DC Parameters for Standard Voltage

TA = 0°C to +70°C; V<sub>SS</sub> = 0 V; V<sub>CC</sub> = 5 V ± 10%; F = 0 to 40 MHz. TA = -40°C to +85°C; V<sub>SS</sub> = 0 V; V<sub>CC</sub> = 5 V ± 10%; F = 0 to 40 MHz.

### Table 32. DC Parameters in Standard Voltage

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	-0.5		0.2 V <sub>CC</sub> - 0.1	v	
V <sub>IH</sub>	Input High Voltage except XTAL1, RST	0.2 V <sub>CC</sub> + 0.9		V <sub>CC</sub> + 0.5	V	
V <sub>IH1</sub>	Input High Voltage, XTAL1, RST	0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage, ports 1, 2, 3, 4, 5 <sup>(6)</sup>			0.3 0.45 1.0	V V V	$\begin{split} I_{OL} &= 100 \; \mu A^{(4)} \\ I_{OL} &= 1.6 \; m A^{(4)} \\ I_{OL} &= 3.5 \; m A^{(4)} \end{split}$
V <sub>OL1</sub>	Output Low Voltage, port 0 <sup>(6)</sup>			0.3 0.45 1.0	V V V	$I_{OL} = 200 \ \mu A^{(4)}$ $I_{OL} = 3.2 \ m A^{(4)}$ $I_{OL} = 7.0 \ m A^{(4)}$
V <sub>OL2</sub>	Output Low Voltage, ALE, PSEN			0.3 0.45 1.0	V V V	$I_{OL} = 100 \ \mu A^{(4)}$ $I_{OL} = 1.6 \ m A^{(4)}$ $I_{OL} = 3.5 \ m A^{(4)}$
V <sub>OH</sub>	Output High Voltage, ports 1, 2, 3, 4, 5	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5			V V V	$I_{OH} = -10 \ \mu A$ $I_{OH} = -30 \ \mu A$ $I_{OH} = -60 \ \mu A$ $V_{CC} = 5 \ V \pm 10\%$
V <sub>OH1</sub>	Output High Voltage, port 0	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$			V V V	$I_{OH} = -200 \ \mu A$ $I_{OH} = -3.2 \ m A$ $I_{OH} = -7.0 \ m A$ $V_{CC} = 5 \ V \pm 10\%$
V <sub>OH2</sub>	Output High Voltage, ALE, PSEN	V <sub>CC</sub> - 0.3 V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 1.5			V V V	$I_{OH} = -100 \ \mu A$ $I_{OH} = -1.6 \ m A$ $I_{OH} = -3.5 \ m A$ $V_{CC} = 5 \ V \pm 10\%$
R <sub>RST</sub>	RST Pulldown Resistor	50	90 <sup>(5)</sup>	200	kΩ	
I <sub>IL</sub>	Logical 0 Input Current ports 1, 2, 3, 4, 5			-50	μΑ	Vin = 0.45 V
I <sub>LI</sub>	Input Leakage Current			±10	μΑ	0.45 V < Vin < V <sub>CC</sub>
I <sub>TL</sub>	Logical 1 to 0 Transition Current, ports 1, 2, 3, 4, 5			-650	μΑ	Vin = 2.0 V
C <sub>IO</sub>	Capacitance of I/O Buffer			10	pF	$Fc = 1 MHz$ $TA = 25^{\circ}C$
I <sub>PD</sub>	Power Down Current		20 <sup>(5)</sup>	50	μΑ	$2.0 \text{ V} < \text{V}_{\text{CC}} < 5.5 \text{ V}^{(3)}$
I <sub>CC</sub> under RESET	Power Supply Current Maximum values, X1 mode: <sup>(7)</sup>			1 + 0.4 Freq (MHz) @12MHz 5.8 @16MHz 7.4	mA	$V_{CC} = 5.5 V^{(1)}$



Speed		M MHz	X2 r 30 M	V node MHz z equiv.	standar	V rd mode MHz	X2 r 20 N	L node ⁄IHz z equiv.	standar	L rd mode MHz	Units
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
T <sub>RLRH</sub>	130		85		135		125		175		ns
T <sub>WLWH</sub>	130		85		135		125		175		ns
T <sub>RLDV</sub>		100		60		102		95		137	ns
T <sub>RHDX</sub>	0		0		0		0		0		ns
T <sub>RHDZ</sub>		30		18		35		25		42	ns
T <sub>LLDV</sub>		160		98		165		155		222	ns
T <sub>AVDV</sub>		165		100		175		160		235	ns
T <sub>LLWL</sub>	50	100	30	70	55	95	45	105	70	130	ns
T <sub>AVWL</sub>	75		47		80		70		103		ns
T <sub>QVWX</sub>	10		7		15		5		13		ns
T <sub>QVWH</sub>	160		107		165		155		213		ns
T <sub>WHQX</sub>	15		9		17		10		18		ns
T <sub>RLAZ</sub>		0		0		0		0		0	ns
T <sub>WHLH</sub>	10	40	7	27	15	35	5	45	13	53	ns

Table 40. AC Parameters for a Fix Clock



Symbol	Туре	Standard Clock	X2 Clock	-M	-V	-L	Units
T <sub>RLRH</sub>	Min	6 T - x	3 T - x	20	15	25	ns
T <sub>WLWH</sub>	Min	6 T - x	3 T - x	20	15	25	ns
T <sub>RLDV</sub>	Max	5 T - x	2.5 T - x	25	23	30	ns
T <sub>RHDX</sub>	Min	x	х	0	0	0	ns
T <sub>RHDZ</sub>	Max	2 T - x	T - x	20	15	25	ns
T <sub>LLDV</sub>	Max	8 T - x	4T -x	40	35	45	ns
T <sub>AVDV</sub>	Max	9 T - x	4.5 T - x	60	50	65	ns
T <sub>LLWL</sub>	Min	3 T - x	1.5 T - x	25	20	30	ns
T <sub>LLWL</sub>	Max	3 T + x	1.5 T + x	25	20	30	ns
T <sub>AVWL</sub>	Min	4 T - x	2 T - x	25	20	30	ns
T <sub>QVWX</sub>	Min	T - x	0.5 T - x	15	10	20	ns
T <sub>QVWH</sub>	Min	7 T - x	3.5 T - x	15	10	20	ns
T <sub>WHQX</sub>	Min	T - x	0.5 T - x	10	8	15	ns
T <sub>RLAZ</sub>	Max	x	х	0	0	0	ns
T <sub>WHLH</sub>	Min	T - x	0.5 T - x	15	10	20	ns
T <sub>WHLH</sub>	Max	T + x	0.5 T + x	15	10	20	ns

Table 41. AC	Parameters	for a	Variable	Clock:	derating formula
--------------	------------	-------	----------	--------	------------------

## 10.5.5. External Data Memory Write Cycle




Figure 26. External Data Memory Write Cycle




## **10.5.11. External Clock Drive Characteristics (XTAL1)**

Table	46.	AC	Parameters
-------	-----	----	------------

Symbol	Parameter	Min	Max	Units
T <sub>CLCL</sub>	Oscillator Period	25		ns
T <sub>CHCX</sub>	High Time	5		ns
T <sub>CLCX</sub>	Low Time	5		ns
T <sub>CLCH</sub>	Rise Time		5	ns
T <sub>CHCL</sub>	Fall Time		5	ns
T <sub>CHCX</sub> /T <sub>CLCX</sub>	Cyclic ratio in X2 mode	40	60	%

## 10.5.12. External Clock Drive Waveforms



### Figure 30. External Clock Drive Waveforms

### 10.5.13. AC Testing Input/Output Waveforms




Figure 31. AC Testing Input/Output Waveforms

AC inputs during testing are driven at  $V_{CC}$  - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at  $V_{IH}$  min for a logic "1" and  $V_{IL}$  max for a logic "0".

### **10.5.14. Float Waveforms**




Figure 32. Float Waveforms