

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	100MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 20x12b; D/A 3x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ck128mp506t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Register	Address	All Resets	Register	Address	All Resets	Register	Address	All Resets
ADC			ADCMP1LO	B44	000000000000000000	ADTRIG2H	B8A	000000000000000000
ADCON1L	B00	000-00000000	ADCMP1HI	B46	000000000000000000	ADTRIG3L	B8C	000000000000000000
ADCON1H	B02	011	ADCMP2ENL	B48	00000000000000000	ADTRIG3H	B8E	000000000000000000000000000000000000000
ADCON2L	B04	00-0-00000000000	ADCMP2ENH	B4A	0000000000	ADTRIG4L	B90	000000000000000000000000000000000000000
ADCON2H	B06	00-0000000000000	ADCMP2LO	B4C	000000000000000000	ADTRIG4H	B92	000000000000000000000000000000000000000
ADCON3L	B08	00000000000000000	ADCMP2HI	B4E	00000000000000000	ADTRIG5L	B94	000000000000000000000000000000000000000
ADCON3H	B0A	00000000xx	ADCMP3ENL	B50	00000000000000000	ADTRIG5H	B96	000000000000000000000000000000000000000
ADCON4L	B0C	xx	ADCMP3ENH	B52	0000000000	ADTRIG6L	B98	000000000000000000000000000000000000000
ADCON4H	B0E	000000	ADCMP3LO	B54	00000000000000000	ADCMP0CON	BA0	000000000000000000000000000000000000000
ADMOD0L	B10	000000000000000000	ADCMP3HI	B56	00000000000000000	ADCMP1CON	BA4	000000000000000000000000000000000000000
ADMOD0H	B12	000000000000000000	ADFL0DAT	B68	00000000000000000	ADCMP2CON	BA8	000000000000000000000000000000000000000
ADMOD1L	B14	000000000000000000	ADFL0CON	B6A	xxx00000000000000	ADCMP3CON	BAC	000000000000000000000000000000000000000
ADMOD1H	B16	0000	ADFL1DAT	B6C	00000000000000000	ADLVLTRGL	BD0	000000000000000000000000000000000000000
ADIEL	B20	*****	ADFL1CON	B6E	xxx00000000000000	ADLVLTRGH	BD2	xxxxxxxxxx
ADIEH	B22	xxxxxxxxxx	ADFL2DAT	B70	00000000000000000	ADCORE0L	BD4	000000000000000000000000000000000000000
ADSTATL	B30	000000000000000000000000000000000000000	ADFL2CON	B72	xxx00000000000000	ADCORE0H	BD6	000001100000000
ADSTATH	B32	0000000000	ADFL3DAT	B74	000000000000000000000000000000000000000	ADCORE1L	BD8	000000000000000000000000000000000000000
ADCMP0ENL	B38	000000000000000000	ADFL3CON	B76	xxx00000000000000	ADCORE1H	BDA	0000001100000000
ADCMP0ENH	B3A	0000000000	ADTRIG0L	B80	000000000000000000	ADEIEL	BF0	*****
ADCMP0LO	B3C	000000000000000000	ADTRIG0H	B82	000000000000000000	ADEIEH	BF2	xxxxxxxxxx
ADCMP0HI	B3E	000000000000000000000000000000000000000	ADTRIG1L	B84	000000000000000000	ADEISTATL	BF8	*****
ADCMP1ENL	B40	000000000000000000000000000000000000000	ADTRIG1H	B86	000000000000000000000000000000000000000	ADEISTATH	BFA	xxxxxxxxxxx
ADCMP1ENH	B42	0000000000	ADTRIG2L	B88	000000000000000000			

# TABLE 4-12: SFR BLOCK B00h

Legend: x = unknown or indeterminate value; "-" = unimplemented bits. Address values are in hexadecimal. Reset values are in binary.

When a PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the PSV pages can occur at the page boundaries when:

- · The initial address, prior to modification, addresses the PSV page
- · The EA calculation uses Pre- or Post-Modified Register Indirect Addressing; however, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSRPAG register is incremented and the EA<15> bit is set to keep the base address within the PSV window. When an underflow is detected, the DSRPAG register is decremented and the EA<15> bit is set to keep the base

address within the PSV window. This creates a linear PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0 and PSV spaces. Table 4-17 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA<15> bit is set and the DSRPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- · Register Indirect with Register Offset Addressing
- Modulo Addressing
- · Bit-Reversed Addressing

TABLE 4-17:	OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0 AND PSV SPACE BOUNDARIES <sup>(2,3,4)</sup>

0/11	Operation		Before		After			
0/0, R/W		DSRPAG	DS EA<15>	Page Description	DSRPAG	DS EA<15>	Page Description	
O, Read	[++Wn]	DSRPAG = 0x2FF	1	PSV: Last Isw page	DSRPAG = 0x300	1	PSV: First MSB page	
O, Read	01 [Wn++]	DSRPAG = 0x3FF	1	PSV: Last MSB page	DSRPAG = 0x3FF	0	See Note 1	
U, Read		DSRPAG = 0x001	1	PSV page	DSRPAG = 0x001	0	See Note 1	
U, Read	[Wn] Or [Wn]	DSRPAG = 0x200	1	PSV: First Isw page	DSRPAG = 0x200	0	See Note 1	
U, Read	[,,,,, ]	DSRPAG = 0x300	1	PSV: First MSB page	DSRPAG = 0x2FF	1	PSV: Last Isw page	

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the base Data Space (0x0000-0x8000).

2: An EDS access, with DSRPAG = 0x000, will generate an address error trap.

3: Only reads from PS are supported using DSRPAG.

Pseudolinear Addressing is not supported for large offsets.

NOTES:

Unimplemented: Read as '0'

Unimplemented: Read as '0'

(see Table 8-7 for peripheral function numbers)

(see Table 8-7 for peripheral function numbers)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP65R5	RP65R4	RP65R3	RP65R2	RP65R1	RP65R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP64R5	RP64R4	RP64R3	RP64R2	RP64R1	RP64R0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

RP65R<5:0>: Peripheral Output Function is Assigned to RP65 Output Pin bits

RP64R<5:0>: Peripheral Output Function is Assigned to RP64 Output Pin bits

### REGISTER 8-70: RPOR16: PERIPHERAL PIN SELECT OUTPUT REGISTER 16

REGISTER 8-71:	<b>RPOR17: PERIPHERAL PIN SELECT OUTPUT REGISTER 17</b>

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	RP67R5	RP67R4	RP67R3	RP67R2	RP67R1	RP67R0		
bit 15	-	•		÷			bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	RP66R5	RP66R4	RP66R3	RP66R2	RP66R1	RP66R0		
bit 7		•			•	•	bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-14	Unimplemen	ted: Read as '	כ'						
bit 13-8	bit 13-8 <b>RP67R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP67 Output Pin bits (see Table 8-7 for peripheral function numbers)								

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP66R<5:0>:** Peripheral Output Function is Assigned to RP66 Output Pin bits (see Table 8-7 for peripheral function numbers)

bit 15-14

bit 13-8

bit 7-6

bit 5-0

# REGISTER 11-19: C1RXOVIFH: CAN RECEIVE OVERFLOW INTERRUPT STATUS REGISTER HIGH<sup>(1)</sup>

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RFOVIF	<31:24>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RFOVIF	<23:16>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown	

bit 15-0 **RFOVIF<31:16>:** Unimplemented

Note 1: C1RXOVIFH: FIFO: RFOVIFx (flag needs to be cleared in the FIFO register).

### REGISTER 11-20: C1RXOVIFL: CAN RECEIVE OVERFLOW INTERRUPT STATUS REGISTER LOW<sup>(1)</sup>

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			RFOV	IF<15:8>				
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	U-0	
		R	FOVIF<7:1	>			—	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown					
L								
bit 15-8	RFOVIF<1	5:8>: Unimplement	ed					

bit 7-1 **RFOVIF<7:1>:** Receive FIFO Overflow Interrupt Pending bits

1 = Interrupt is pending

0 = Interrupt is not pending

bit 0 Unimplemented: Read as '0'

Note 1: C1RXOVIFL: FIFO: RFOVIFx (flag needs to be cleared in the FIFO register).

# REGISTER 11-33: C1FIFOCONLx: CAN FIFO CONTROL REGISTER x (x = 1 TO 7) LOW

U-0	U-0	U-0	U-0	U-0	S/HC-1	R/W/HC-0	S/HC-0			
	_	_			FRESET	TXREQ	UINC			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXEN	RTREN	RXTSEN <sup>(1)</sup>	TXATIE	RXOVIE	TFERFFIE	TFHRFHIE	TFNRFNIE			
bit 7	b									
Legend:		S = Settable bit		HC = Hardwa	are Clearable bi	it				
R = Readable	bit	W = Writable bit	t	U = Unimpler	mented bit, read	d as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 15-11	Unimplemen	ted: Read as '0'								
bit 10	FRESET: FIF	O Reset bit								
	1 = FIFO will	be reset when	bit is set, cl	eared by hard	ware when FIF	O is reset; use	er should poll			
	whether t	this bit is clear be	efore taking a	any action						
hit Q		sage Send Pegu	est hit							
Dit 9	TXEN = 1 (EII	FO configured as	s a transmit F							
	1 = Requests	s sending a mes	sage; the bit	will automatica	ally clear when	all the messag	les queued in			
	the FIFO	are successfully	sent		2	C	•			
	0 = Clearing	the bit to '0' while	e set ('1') wil	l request a me	ssage abort					
	TXEN = 0 (FI	FO configured as	s a receive F	<u>IFO):</u>						
hit 9		o ellect.								
DILO	TXEN = $1$ (EII		s a transmit F							
	When this bit	is set, the FIFO	head will incr	rement by a sir	ngle message.					
	<u>TXEN = 0 (FI</u>	FO configured as	s a receive F	IFO):						
	When this bit	is set, the FIFO	tail will increr	ment by a singl	e message.					
bit 7	TXEN: TX/RX	Buffer Selectior	n bit							
	1 = Transmits	message object								
<b>h</b> it C		message object		bla bit						
DILO	1 = When a E	Premote Transmit	in received		sot					
	0 = When a R	Remote Transmit	is received.	TXREQ will be	unaffected					
bit 5	RXTSEN: Re	ceived Message	Timestamp I	Enable bit <sup>(1)</sup>						
	1 = Captures	timestamp in rec	eived messa	age object in R	AM					
	0 = Does not	capture timestan	np	0						
bit 4	TXATIE: Tran	ismit Attempts Ex	khausted Inte	errupt Enable b	bit					
	1 = Enables i	nterrupt								
	0 = Disables i									
bit 3	RXOVIE: Ove	erflow Interrupt E	nable bit							
	1 = Interrupt i	s enabled for ove	erflow event							
Note 1: This b	<b>Note 1:</b> This bit can only be modified in Configuration mode (OPMOD<2:0> = 100).									

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CLKSEL1	CLKSEL0	CLKDIV5	CLKDIV4	CLKDIV3	CLKDIV2	CLKDIV1	CLKDIV0
bit 15							bit 8
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
SHREN	—	—		—	—	C1EN	COEN
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	CLKSEL<1:0	>: ADC Module	Clock Source	e Selection bits			
	11 = Fvco/4						
	10 = AFvcod	IV					
	01 = FOSC 00 = FP (Peri)	nheral Clock)					
hit 13-8			Clock Source	Divider bits			
	The divider fo	rms a TCORESR	c clock used b	wall ADC cores	s (shared and d	edicated) from	the TSRC ADC
	module clock	source selecte	d by the CLKS	EL<1:0> bits. T	Then, each ADC	C core individua	ally divides the
	TCORESRC Clo	ock to get a co	e-specific TAD	CORE clock usi	ing the ADCS<	6:0> bits in the	e ADCORExH
	register or the	SHRADCS<6	0> bits in the	ADCON2L regis	ster.		
	111111 = 64	Source Clock I	Periods				
	000011 <b>= 4</b> S	Source Clock P	eriods				
	000010 = 3 S	Source Clock Po	eriods				
	000001 = 2 \$	Source Clock P	eriods				
	000000 = 1 S						
DIT /	SHREN: Shar	red ADC Core	=nable bit				
	0 = Shared A	DC core is enal DC core is disa	bled				
bit 6-2	Unimplemen	ted: Read as '0	)'				
bit 1	C1EN: Dedica	ated ADC Core	1 Enable bits				
	1 = Dedicated	d ADC Core 1 is	enabled				
	0 = Dedicated	d ADC Core 1 is	disabled				
bit 0	COEN: Dedica	ated ADC Core	0 Enable bits				
	1 = Dedicated	ADC Core 0 is	enabled				
	0 = Dedicated	ADC Core 0 is	sdisabled				

# REGISTER 13-6: ADCON3H: ADC CONTROL REGISTER 3 HIGH

### REGISTER 16-5: UxBRG: UARTx BAUD RATE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BRG	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BRG	6<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown	

bit 15 BRG<15:0>: Baud Rate Divisor bits

### REGISTER 16-6: UxBRGH: UARTx BAUD RATE REGISTER HIGH

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	BRG<19:16>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4 Unimplemented: Read as '0'

bit 3-0 BRG<19:16>: Baud Rate Divisor bits

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
_			_			_	P2<8>			
bit 15						•	bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			P2<	7:0>						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writab			bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15-9	Unimplement	ted: Read as 'o	)'							
bit 8-0	<b>P2&lt;8:0&gt;:</b> Para	ameter 2 bits								
	DMX RX:									
	The first byte	number to rece	ive – 1, not inc	luding Start coo	de (bits<8:0>).					
	LIN Slave TX:									
	Number of byt	tes to transmit	(bits<7:0>).							
	Asynchronous	RX with Addre	ess Detect:							
	Address to sta	art matching (bi	ts<7:0>).							
	Smart Card M	<u>00e:</u> Nuntar hita Thia	a countar io and	protod on the hi		ariad is alway	a aqual ta ana			
	BIOCK Time Counter bits. This counter is operated on the bit clock whose period is always equal to one ETU (bits<8:0>).									
	Other Modes:									
	Not used.									

### REGISTER 16-10: UxP2: UARTx TIMING PARAMETER 2 REGISTER

NOTES:

# 21.1 Timer1 Control Register

r							]					
R/W-0	U-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0					
TON <sup>(1)</sup>		SIDL	TMWDIS	TMWIP	PRWIP	TECS1	TECS0					
bit 15							bit 8					
R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0					
TGATE	—	TCKPS1	TCKPS0	—	TSYNC <sup>(1)</sup>	TCS <sup>(1)</sup>						
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'						
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown					
bit 15	TON: Timer1	On bit <sup>(1)</sup>										
	1 = Starts 16-	bit Timer1										
	0 =  Stops 16-	0 = Stops 16-bit Timer1										
Dit 14		Unimplemented: Read as '0'										
DIT 13	13 SIDL: Timer1 Stop in Idle Mode bit											
	1 = Discontinues 0 = Continues	s module opera	ation in Idle mo	ode	Idle mode							
bit 12	TMWDIS: As	vnchronous Tir	ner1 Write Dis	able bit								
	1 = Timer wri	ites are ignored	while a poste	d write to TMR	1 or PR1 is sync	hronized to the	asynchronous					
	clock dor	main			-		-					
	0 = Back-to-t	back writes are	enabled in As	synchronous n	node							
bit 11	TMWIP: Asyr	nchronous Time	er1 Write in Pr	ogress bit								
	1 = Write to the following to the following term in the following term is the following term in the following term is the following term in the following term is the followin	1 = Write to the timer in Asynchronous mode is pending										
bit 10		ne timer in Asy ochronous Peri	nd Write in Pro	naress hit	<u> </u>							
bit 10	1 = Write to the	he Period regis	ter in Asvnchr	onous mode is	s pendina							
	0 = Write to the Period register in Asynchronous mode is complete											
bit 9-8	TECS<1:0>:	Timer1 Extend	ed Clock Sele	ct bits								
	11 = FRC clo	ck										
	10 = Fosc											
	01 = 101	I Clock comes	from the T1Ck	( pin								
bit 7	TGATE: Time	er1 Gated Time	Accumulation	n Enable bit								
	When TCS =	1:										
	This bit is ign	ored.										
	When TCS =	0:										
	1 = Gated tim	ne accumulation	n is enabled									
hit 6		tad. Read as '										
	Simplemen	iteau as	0									

### REGISTER 21-1: T1CON: TIMER1 CONTROL REGISTER

**Note 1:** When Timer1 is enabled in External Synchronous Counter mode (TCS = 1, TSYNC = 1, TON = 1), any attempts by user software to write to the TMR1 register are ignored.

REGISTER 24-2:	PTGCON: PTG CONTROL/STATUS HIGH REGISTER
----------------	--

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGCLK2	PTGCLK1	PTGCLK0	PTGDIV4	PTGDIV3	PTGDIV2	PTGDIV1	PTGDIV0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
PTGPWD3	PTGPWD2	PTGPWD1	PTGPWD0	_	PTGWDT2	PTGWDT1	PTGWDT0
bit 7		•				·	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	1 as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
							,
bit 15-13	PTGCLK<2:0	>: PTG Modul	e Clock Sourc	e Selection bit	ts		
	111 = CLC1						
	110 = PLL V	CO DIV 4 outpu	ut				
	101 = PTG m	odule clock so	urce will be S	CCP7			
	100 <b>= PTG m</b>	odule clock so	urce will be S	CCP8			
	011 = Input fr	om Timer1 Clo	ock pin, T1CK				
	010 <b>= PTG m</b>	odule clock so	urce will be Al	DC clock			
	001 <b>= PTG m</b>	odule clock so	urce will be Fo	OSC			
	000 <b>= PTG m</b>	odule clock so	urce will be Fo	osc/2 (FP)			
bit 12-8	PTGDIV<4:0	PTG Module	e Clock Presca	aler (Divider) b	its		
	11111 <b>= Divi</b>	de-by-32					
	11110 <b>= Divi</b>	de-by-31					
	$\dots$	do by 2					
	00001 = Divid	de-by-2 de-by-1					
bit 7-4		0>: PTG Triage	er Outout Puls	e-Width (in PT	G clock cycles)	hits	
	1111 - All tri			c-wider (int i	C CIOCK Cycles)	013	
	1110 <b>=</b> All trig	gger outputs ar	e 15 PTG cloc	ck cycles wide			
	0001 = All trig	gger outputs ar	e 2 PTG clock	cycles wide			
	0000 = All trig	gger outputs ar	e 1 PTG clock	cycle wide			
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	PTGWDT<2:	0>: PTG Watch	ndog Timer Tir	ne-out Selection	on bits		
	111 = Watcho	dog Timer will t	ime out after 5	512 PTG clock	S		
	110 = Watcho	dog Timer will t	ime out after 2	256 PTG clock	S		
	101 = Watcho	dog Timer will t	ime out after 1	128 PTG clock	S		
	100 = Watcho	dog Timer will t	ime out after 6	64 PTG clocks			
	011 = Watch	dog Timer will t	ime out atter 3				
		log Timer Will t	ime out after 1				
	0.01 - Walche	dog Timer is dia	sabled				
			Jubicu				

# REGISTER 24-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE LOW REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGBTE	=<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGBT	E<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplem	nented bit, rea	ıd as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unl	known

bit 15-0 **PTGBTE<15:0>:** PTG Broadcast Trigger Enable bits

1 = Generates trigger when the broadcast command is executed

0 = Does not generate trigger when the broadcast command is executed

Note 1: These bits are read-only when the module is executing Step commands.

# REGISTER 24-4: PTGBTEH: PTG BROADCAST TRIGGER ENABLE HIGH REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGB	TE<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGB	TE<23:16>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit				U = Unimplei	mented bit, read	as '0'	

'0' = Bit is cleared

bit 15-0 **PTGBTE<31:16>:** PTG Broadcast Trigger Enable bits

'1' = Bit is set

1 = Generates trigger when the broadcast command is executed

0 = Does not generate trigger when the broadcast command is executed

Note 1: These bits are read-only when the module is executing Step commands.

-n = Value at POR

x = Bit is unknown

## REGISTER 29-2: PMD2: PERIPHERAL MODULE DISABLE 2 CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
_	_	—	—	_	—	—	CCP9MD				
bit 15		L					bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CCP8MD	CCP7MD	CCP6MD	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
bit 15-9	Unimplemented: Read as '0'										
bit 8	CCP9MD: MC	CCP9 Module E	isable bit								
	1 = MCCP9 module is disabled										
bit 7			su isablo bit								
	1 = SCCP8 m	odule is disable									
	0 = SCCP8 m	odule is enable	ed								
bit 6	CCP7MD: SC	CP7 Module D	isable bit								
	1 = SCCP7 m	odule is disable	ed								
	0 = SCCP7 m	odule is enable	ed								
bit 5	CCP6MD: SC	CP6 Module D	isable bit								
	1 = SCCP6 m 0 = SCCP6 m	odule is disable	ed vd								
hit 4		CP5 Module D	isahla hit								
Dit 4	1 = SCCP5 m	odule is disable	ed								
	0 = SCCP5 m	odule is enable	ed								
bit 3	CCP4MD: SC	CP4 Module D	isable bit								
	1 = SCCP4 m	odule is disable	ed								
	0 = SCCP4 m	odule is enable	ed								
bit 2	CCP3MD: SC	CP3 Module D	isable bit								
	1 = SCCP3 m 0 = SCCP3 m	odule is disable	ed Ad								
bit 1			isable bit								
DICI	1 = SCCP2 m	odule is disable									
	0 = SCCP2 m	odule is enable	ed								
bit 0	CCP1MD: SC	CP1 Module D	isable bit								
	1 = SCCP1 m 0 = SCCP1 m	odule is disable odule is enable	ed ed								

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—	—	—	DMA3MD	DMA2MD	DMA1MD	DMA0MD		
bit 15					•		bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
—	—	—	_	—	—	—	SPI3MD		
bit 7							bit 0		
Legend:									
R = Readab	ole bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-12	Unimplement	ted: Read as 'o	)'						
bit 11	DMA3MD: DN	/A3 Module Dis	sable bit						
	1 = DMA3 mo	dule is disable	d						
	0 = DMA3 mo	dule is enabled	1						
bit 10	DMA2MD: DN	/A2 Module Di	sable bit						
	1 = DMA2 mo 0 = DMA2 mo	dule is disable dule is enabled							
hit Q			able hit						
DIL 9	1 = DMA1 mo	dule is disable							
	0 = DMA1 mo	dule is enabled	1						
bit 8	DMA0MD: DN	AO Module Di	sable bit						
	1 = DMA0 mo	dule is disable	b						
	0 = DMA0 mo	dule is enabled	1						
bit 7-1	Unimplement	ted: Read as '0	)'						
bit 0	t 0 SPI3MD: SPI3 Module Disable bit								
	1 = SPI3 mod								
	$0 = SPI3 \mod$	ule is enabled							

### REGISTER 29-5: PMD6: PERIPHERAL MODULE DISABLE 6 CONTROL REGISTER

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles <sup>(1)</sup>	Status Flags Affected
69	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB,
		NEG	f	$f = \overline{f} + 1$	1	1	
		NEG	f.WREG	WRFG = $f + 1$	1	1	
		NEC	I, MILEG	$Wd = \overline{We} + 1$	1	1	
70	NOD	NOD	ws,wa		1	1	None
10	NOP	NOP		No Operation	1	1	None
71	NORM	NORM	Acc Wd	Normalize Accumulator	1	1	N OV Z
72	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	101	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
73	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
74	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
75	RCALL	RCALL	Expr	Relative Call	1	4	SFA
		RCALL	Wn	Computed Call	1	4	SFA
76	REPEAT	REPEAT	#lit15	Repeat Next Instruction lit15 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
77	RESET	RESET		Software Device Reset	1	1	None
78	RETFIE	RETFIE		Return from Interrupt	1	6 (5)	SFA
79	RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	6 (5)	SFA
80	RETURN	RETURN		Return from Subroutine	1	6 (5)	SFA
81	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
82	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
83	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
84	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
85	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
86	SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C,N,Z
87	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
88	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA.SB.SAB

#### TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

2: The divide instructions must be preceded with a "REPEAT #5" instruction, such that they are executed six consecutive times.

# 32.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

# 32.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

# 32.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 32.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

SPI Master Transmit Only (Half- Duplex)	SPI Master Transmit/Receive (Full-Duplex)	SPI Slave Transmit/Receive (Full-Duplex)	CKE
Figure 33-7 Table 33-28	_		
Figure 33-8 Table 33-28	—	—	1
_	Figure 33-9 Table 33-29	—	0
—	Figure 33-10 Table 33-30	—	1
_	—	Figure 33-11 Table 33-32	0
_	_	Figure 33-12 Table 33-33	1

### TABLE 33-27: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

# FIGURE 33-7: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS



TABLE 33-36: ADC MODULE SPECIFICATIONS	E SPECIFICATIONS
--	------------------

Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Param No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions	
Analog Input								
AD12	VINH-VINL	Full-Scale Input Span	AVss		AVdd	V		
AD14	VIN	Absolute Input Voltage	AVss - 0.3	_	AVDD + 0.3	V		
AD17	Rin	Recommended Impedance of Analog Voltage Source	—	100	_	Ω	For minimum sampling time <b>(Note 1)</b>	
AD66	Vbg	Internal Voltage Reference Source	_	1.2		$\vee$		
			ADC Ac	curacy				
AD20c	Nr	Resolution	12 data bits		bits			
AD21c	INL	Integral Nonlinearity	> -11.3	—	< 11.3	LSb	AVss = 0V, AVDD = 3.3V	
AD22c	DNL	Differential Nonlinearity	> -1.5	_	< 11.5	LSb	AVss = 0V, AVDD = 3.3V	
AD23c	Gerr	Gain Error	> -12		< 12	LSb	AVss = 0V, AVDD = 3.3V	
AD24c	EOFF	Offset Error	> -7.5		< 7.5	LSb	AVss = 0V, AVdd = 3.3V	
Dynamic Performance								
AD31b	SINAD	Signal-to-Noise and Distortion	56	_	70	dB	(Notes 2, 3)	
AD34b	ENOB	Effective Number of Bits	9.0	_	11.4	bits	(Notes 2, 3)	
AD50	TAD	ADC Clock Period	14.3	_	_	ns		
AD51	FTP	Throughput Rate	_		3.5	Msps	Dedicated Cores 0 and 1	
			_	—	3.5	Msps	Shared core	

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized but not tested in manufacturing.

**3:** Characterized with a 1 kHz sine wave.

**4:** The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is ensured, but not characterized.

# 48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



SECTION A-A

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Leads	Ν	48			
Lead Pitch	е	0.50 BSC			
Overall Height	Α	-	-	1.20	
Standoff	A1	0.05	-	0.15	
Molded Package Thickness	A2	0.95	1.00	1.05	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	ø	0°	3.5°	7°	
Overall Width	E	9.00 BSC			
Overall Length	D	9.00 BSC			
Molded Package Width	E1	7.00 BSC			
Molded Package Length	D1	7.00 BSC			
Lead Thickness	С	0.09	-	0.16	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
  BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. DatumsA-B and to be determined at center line between leads where leads exit plastic body at datum plane

Microchip Technology Drawing C04-300-PT Rev A Sheet 2 of 2