

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XE

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | dsPIC  |
| Core Size                  | 16-Bit   |
| Speed                      | 100MHz   |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                          |
| Peripherals                | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT               |
| Number of I/O              | 39   |
| Program Memory Size        | 64KB (64K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 8K x 8   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V  |
| Data Converters            | A/D 19x12b; D/A 3x12b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 48-TQFP  |
| Supplier Device Package    | 48-TQFP (7x7)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ck64mp505t-i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# dsPIC33CK256MP508 FAMILY

### FIGURE 3-1: dsPIC33CK256MP508 FAMILY CPU BLOCK DIAGRAM



#### 3.4.2 CPU RESOURCES

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

#### 3.4.2.1 Key Resources

- "dsPIC33E Enhanced CPU" (DS70005158) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

# dsPIC33CK256MP508 FAMILY



#### FIGURE 4-8: DATA MEMORY MAP FOR dsPIC33CK128MPX0X DEVICES

#### 5.5.3 PROGRAM FLASH MEMORY CONTROL REGISTERS

Five SFRs are used to write and erase the Program Flash Memory: NVMCON, NVMKEY, NVMADR, NVMADRU and NVMSRCADRL/H.

The NVMCON register (Register 5-1) selects the operation to be performed (page erase, word/row program, Inactive Partition erase) and initiates the program or erase cycle.

NVMKEY (Register 5-4) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. There are two NVM Address registers: NVMADRU and NVMADR. These two registers, when concatenated, form the 24-bit Effective Address (EA) of the selected word/row for programming operations, or the selected page for erase operations. The NVMADRU register is used to hold the upper eight bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA.

For row programming operation, data to be written to Program Flash Memory is written into data memory space (RAM) at an address defined by the NVMSRCADRL/H register (location of first element in row programming data).

# dsPIC33CK256MP508 FAMILY



| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ICM5R7 | ICM5R6 | ICM5R5 | ICM5R4 | ICM5R3 | ICM5R2 | ICM5R1 | ICM5R0 |
| bit 15 |        |        |        |        |        |        | bit 8  |
|        |        |        |        |        |        |        |        |

#### REGISTER 8-21: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TCKI5R7 | TCKI5R6 | TCKI5R5 | TCKI5R4 | TCKI5R3 | TCKI5R2 | TCKI5R1 | TCKI5R0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | as '0'             |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-8 ICM5R<7:0>: Assign SCCP Capture 5 (ICM5) Input to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **TCKI5R<7:0>:** Assign SCCP Timer5 (TCKI5) Input to the Corresponding RPn Pin bits See Table 8-4.

#### REGISTER 8-22: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ICM6R7 | ICM6R6 | ICM6R5 | ICM6R4 | ICM6R3 | ICM6R2 | ICM6R1 | ICM6R0 |
| bit 15 |        |        |        |        |        |        | bit 8  |

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TCKI6R7 | TCKI6R6 | TCKI6R5 | TCKI6R4 | TCKI6R3 | TCKI6R2 | TCKI6R1 | TCKI6R0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | as '0'             |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |
|                   |                  |                             |                    |

bit 15-8 ICM6R<7:0>: Assign SCCP Capture 6 (ICM6) Input to the Corresponding RPn Pin bits See Table 8-4.

bit 7-0 **TCKI6R<7:0>:** Assign SCCP Timer6 (TCKI6) Input to the Corresponding RPn Pin bits See Table 8-4.

The Primary Oscillator and internal FRC Oscillator sources can optionally use an on-chip PLL to obtain higher operating speeds. Figure 9-3 illustrates a block diagram of the PLL module.

For PLL operation, the following requirements must be met at all times without exception:

- The PLL Input Frequency (FPLLI) must be in the range of 8 MHz to 64 MHz
- · The PFD Input Frequency (FPFD) must be in the range of 8 MHz to (Fvco/16) MHz

The VCO Output Frequency (Fvco) must be in the range of 400 MHz to 1600 MHz



# dsPIC33CK256MP508 FAMILY



#### FIGURE 11-1: CAN FD MODULE BLOCK DIAGRAM

#### REGISTER 12-30: PGxDTL: PWM GENERATOR x DEAD-TIME REGISTER LOW

| U-0           | U-0  | R/W-0            | R/W-0                    | R/W-0             | R/W-0 | R/W-0           | R/W-0 |  |  |
|---------------|--|------------------|--------------------------|-------------------|-------|-----------------|-------|--|--|
|               | _  |                  | DTL<13:8> <sup>(1)</sup> |                   |       |                 |       |  |  |
| bit 15        |  |                  |                          |                   |       |                 | bit 8 |  |  |
|               |  |                  |                          |                   |       |                 |       |  |  |
| R/W-0         | R/W-0  | R/W-0            | R/W-0                    | R/W-0             | R/W-0 | R/W-0           | R/W-0 |  |  |
|               |  |                  | DT                       | Ľ<7:0>            |       |                 |       |  |  |
| bit 7         |  |                  |                          |                   |       |                 | bit 0 |  |  |
|               |  |                  |                          |                   |       |                 |       |  |  |
| Legend:       |  |                  |                          |                   |       |                 |       |  |  |
| R = Readabl   | Readable bit W = Writable bit U = Unimplemented bit, read as '0' |                  |                          |                   |       |                 |       |  |  |
| -n = Value at | POR  | '1' = Bit is set |                          | '0' = Bit is clea | ared  | x = Bit is unkn | iown  |  |  |

bit 15-14 **Unimplemented:** Read as '0'

bit 13-0 DTL<13:0>: PWMxL Dead-Time Delay bits<sup>(1)</sup>

**Note 1:** DTL<13:11> bits are not available when HREN (PGxCONL<7>) = 0.

#### REGISTER 12-31: PGxDTH: PWM GENERATOR x DEAD-TIME REGISTER HIGH

| U-0    | U-0   | R/W-0 | R/W-0 | R/W-0  | R/W-0            | R/W-0 | R/W-0 |
|--------|-------|-------|-------|--------|------------------|-------|-------|
|        | —     |       |       | DTH<1  | 13:8> <b>(1)</b> |       |       |
| bit 15 |       |       |       |        |                  |       | bit 8 |
|        |       |       |       |        |                  |       |       |
| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0            | R/W-0 | R/W-0 |
|        |       |       | DTH   | 1<7:0> |                  |       |       |
| bit 7  |       |       |       |        |                  |       | bit 0 |

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | l as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTH<13:0>: PWMxH Dead-Time Delay bits<sup>(1)</sup>

**Note 1:** DTH<13:11> bits are not available when HREN (PGxCONL<7>) = 0.

| R/W-0            | R/W-0  | U-0  | R/W-0  | U-0  | R/W-0  | R/W-0  | R/W-0   |  |
|------------------|--|--|--|--|--|--|---|--|
| REFCIE           | E REFERCIE   | _  | EIEN   |  | SHREISEL2(1)   | SHREISEL1(1)   | SHREISEL0 <sup>(1)</sup>  |  |
| bit 15           |  |  |  |  |  |  | bit 8   |  |
|                  |  |  |  |  |  |  |   |  |
| U-0              | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0   |  |
|                  | SHRADCS6   | SHRADCS5   | SHRADCS4   | SHRADCS3   | SHRADCS2   | SHRADCS1   | SHRADCS0  |  |
| bit 7            |  |  |  |  |  |  | bit 0   |  |
|                  |  |  |  |  |  |  |   |  |
| Legend:          |  |  |  |  |  |  |   |  |
| R = Read         | able bit   | W = Writable   | bit  | U = Unimpler   | mented bit, read   | as '0'   |   |  |
| -n = Value       | e at POR   | '1' = Bit is set   | t  | '0' = Bit is cle   | ared   | x = Bit is unkno   | own   |  |
| bit 15<br>bit 14 | Pit is defined X = Bit is defined X = Bit is defined   bit 15 REFCIE: Band Gap and Reference Voltage Ready Common Interrupt Enable bit   1 = Common interrupt will be generated when the band gap will become ready   0 = Common interrupt is disabled for the band gap ready event   bit 14 REFERCIE: Band Gap or Reference Voltage Error Common Interrupt Enable bit   1 = Common interrupt will be generated when a band gap or reference voltage error is detected |  |  |  |  |  |   |  |
| bit 13           | Unimplemen   | ted: Read as   | ο'   | Sana gap and   |  |  |   |  |
| bit 12           | FIFN: Farly I  | nterrupts Enab   | e bit  |  |  |  |   |  |
| 51(12            | 1 = The early<br>0 = The indivi  | interrupt featu  | ire is enabled   | for the input cl<br>d when conve   | hannel interrupts<br>rsion is done (w  | s (when the EIS<br>hen the ANxRD   | TATx flag is set)<br>Y flag is set)   |  |
| bit 11           | Unimplemen   | ted: Read as   | '0'  |  |  |  |   |  |
| bit 10-8         | SHREISEL<2   | 2:0>: Shared C   | Core Early Inte  | rrupt Time Sel   | lection bits <sup>(1)</sup>  |  |   |  |
|                  | 111 = Early ir<br>110 = Early ir<br>101 = Early ir<br>100 = Early ir<br>011 = Early ir<br>010 = Early ir<br>001 = Early ir<br>000 = Early ir   | nterrupt is set a<br>nterrupt is set a | and interrupt is<br>and interrupt is | s generated 8<br>s generated 7<br>s generated 6<br>s generated 5<br>s generated 4<br>s generated 3<br>s generated 2<br>s generated 1 | TADCORE Clocks<br>TADCORE Clocks<br>TADCORE Clocks<br>TADCORE Clocks<br>TADCORE Clocks<br>TADCORE Clocks<br>TADCORE Clocks<br>TADCORE Clocks | prior to when the<br>prior to when the | ne data is ready<br>ne data is ready<br>e data is ready |  |
| bit 7            | Unimplemen   | ted: Read as   | '0'  |  |  |  |   |  |
| bit 6-0          | SHRADCS<6  | :0>: Shared A  | DC Core Inpu   | t Clock Divide   | r bits   |  |   |  |
|                  | These bits de<br>Clock Period)<br>1111111 = 2  | etermine the nu<br>54 Source Clo   | umber of TCOF<br>ck Periods  | RESRC (Source  | Clock Periods)   | for one shared   | TADCORE (Core   |  |
|                  | <br>0000011 = 6<br>0000010 = 4<br>0000001 = 2<br>0000000 = 2   | Source Clock<br>Source Clock<br>Source Clock<br>Source Clock   | Periods<br>Periods<br>Periods<br>Periods   |  |  |  |   |  |
| Note 1:          | For the 6-bit shar<br>from '100' to '11<br>(SHRRES<1:0>  | red ADC core r<br>1', are not valic<br>= 01), the SHF  | esolution (SHI<br>and should n<br>REISEL<2:0> s  | RRES<1:0> =<br>ot be used. Fo<br>settings, '110' a   | 00), the SHREIS<br>r the 8-bit share<br>and '111', are no  | SEL<2:0> setting<br>d ADC core reso<br>t valid and shou  | gs,<br>Ilution<br>Ild not be used.  |  |

### REGISTER 13-3: ADCON2L: ADC CONTROL REGISTER 2 LOW

| R/W-0         | R/W-0                       | R/W-0                              | R/W-0          | R/W-0             | R/W-0            | R/W-0            | R/W-0            |
|---------------|-----------------------------|------------------------------------|----------------|-------------------|------------------|------------------|------------------|
| CLKSEL1       | CLKSEL0                     | CLKDIV5                            | CLKDIV4        | CLKDIV3           | CLKDIV2          | CLKDIV1          | CLKDIV0          |
| bit 15        |                             |                                    |                |                   |                  |                  | bit 8            |
|               |                             |                                    |                |                   |                  |                  |                  |
| R/W-0         | U-0                         | U-0                                | U-0            | U-0               | U-0              | R/W-0            | R/W-0            |
| SHREN         | —                           | —                                  |                | —                 | —                | C1EN             | COEN             |
| bit 7         |                             |                                    |                |                   |                  |                  | bit 0            |
|               |                             |                                    |                |                   |                  |                  |                  |
| Legend:       |                             |                                    |                |                   |                  |                  |                  |
| R = Readable  | e bit                       | W = Writable                       | oit            | U = Unimplen      | nented bit, read | l as '0'         |                  |
| -n = Value at | POR                         | '1' = Bit is set                   |                | '0' = Bit is clea | ared             | x = Bit is unkr  | nown             |
|               |                             |                                    |                |                   |                  |                  |                  |
| bit 15-14     | CLKSEL<1:0                  | >: ADC Module                      | Clock Source   | e Selection bits  |                  |                  |                  |
|               | 11 = Fvco/4                 |                                    |                |                   |                  |                  |                  |
|               | 10 = AFvcod                 | IV                                 |                |                   |                  |                  |                  |
|               | 01 = FOSC<br>00 = FP (Peri) | nheral Clock)                      |                |                   |                  |                  |                  |
| hit 13-8      |                             |                                    | Clock Source   | Divider bits      |                  |                  |                  |
|               | The divider fo              | rms a TCORESR                      | c clock used b | wall ADC cores    | s (shared and d  | edicated) from   | the TSRC ADC     |
|               | module clock                | source selecte                     | d by the CLKS  | EL<1:0> bits. T   | Then, each ADC   | C core individua | ally divides the |
|               | TCORESRC Clo                | ock to get a co                    | e-specific TAD | CORE clock usi    | ing the ADCS<    | 6:0> bits in the | e ADCORExH       |
|               | register or the             | SHRADCS<6                          | 0> bits in the | ADCON2L regis     | ster.            |                  |                  |
|               | 111111 = 64                 | Source Clock I                     | Periods        |                   |                  |                  |                  |
|               | 000011 <b>= 4</b> S         | Source Clock P                     | eriods         |                   |                  |                  |                  |
|               | 000010 = 3 S                | Source Clock Po                    | eriods         |                   |                  |                  |                  |
|               | 000001 = 2 \$               | Source Clock P                     | eriods         |                   |                  |                  |                  |
|               | 000000 = 1 S                |                                    |                |                   |                  |                  |                  |
| DIT /         | SHREN: Shar                 | red ADC Core                       | =nable bit     |                   |                  |                  |                  |
|               | 0 = Shared A                | DC core is enal<br>DC core is disa | bled           |                   |                  |                  |                  |
| bit 6-2       | Unimplemen                  | ted: Read as '0                    | )'             |                   |                  |                  |                  |
| bit 1         | C1EN: Dedica                | ated ADC Core                      | 1 Enable bits  |                   |                  |                  |                  |
|               | 1 = Dedicated               | d ADC Core 1 is                    | enabled        |                   |                  |                  |                  |
|               | 0 = Dedicated               | d ADC Core 1 is                    | disabled       |                   |                  |                  |                  |
| bit 0         | COEN: Dedica                | ated ADC Core                      | 0 Enable bits  |                   |                  |                  |                  |
|               | 1 = Dedicated               | ADC Core 0 is                      | enabled        |                   |                  |                  |                  |
|               | 0 = Dedicated               | ADC Core 0 is                      | sdisabled      |                   |                  |                  |                  |

### REGISTER 13-6: ADCON3H: ADC CONTROL REGISTER 3 HIGH

#### REGISTER 13-12: ADCORExH: DEDICATED ADC CORE x CONTROL REGISTER HIGH (x = 0 TO 1)

| U-0   | U-0   | U-0   | R/W-0  | R/W-0  | R/W-0  | R/W-0 | R/W-0 |  |  |
|---|-------|-------|--------|--------|--------|-------|-------|--|--|
| —   | —     | —     | EISEL2 | EISEL1 | EISEL0 | RES1  | RES2  |  |  |
| bit 15  |       |       |        |        |        |       | bit 8 |  |  |
|   |       |       |        |        |        |       |       |  |  |
| U-0   | R/W-0 | R/W-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0 | R/W-0 |  |  |
|   | ADCS6 | ADCS5 | ADCS4  | ADCS3  | ADCS2  | ADCS1 | ADCS0 |  |  |
| bit 7   |       |       |        |        | •      |       | bit 0 |  |  |
|   |       |       |        |        |        |       |       |  |  |
| Legend:   |       |       |        |        |        |       |       |  |  |
| $P = P_{aa}$ dable bit $W = W$ ritable bit $U = U$ pimplemented bit road as '0' |       |       |        |        |        |       |       |  |  |

| R = Readable bit  | vv = vvritable bit | U = Unimplemented bit, read a | as 0               |
|-------------------|--------------------|-------------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set   | '0' = Bit is cleared          | x = Bit is unknown |

#### bit 15-13 Unimplemented: Read as '0'

- bit 12-10 **EISEL<2:0>:** ADC Core x Early Interrupt Time Selection bits
  - 111 = Early interrupt is set and an interrupt is generated 8 TADCORE clocks prior to when the data is ready 100 = Early interrupt is set and an interrupt is generated 7 TADCORE clocks prior to when the data is ready 101 = Early interrupt is set and an interrupt is generated 6 TADCORE clocks prior to when the data is ready 100 = Early interrupt is set and an interrupt is generated 5 TADCORE clocks prior to when the data is ready 011 = Early interrupt is set and an interrupt is generated 4 TADCORE clocks prior to when the data is ready 011 = Early interrupt is set and an interrupt is generated 4 TADCORE clocks prior to when the data is ready 010 = Early interrupt is set and an interrupt is generated 3 TADCORE clocks prior to when the data is ready 011 = Early interrupt is set and an interrupt is generated 2 TADCORE clocks prior to when the data is ready 001 = Early interrupt is set and an interrupt is generated 1 TADCORE clocks prior to when the data is ready 000 = Early interrupt is set and an interrupt is generated 1 TADCORE clocks prior to when the data is ready
- bit 9-8 **RES<1:0>:** ADC Core x Resolution Selection bits
  - 11 = 12-bit resolution
  - 10 = 10-bit resolution
  - 01 = 8-bit resolution<sup>(1)</sup> 00 = 6-bit resolution<sup>(1)</sup>
- bit 7 Unimplemented: Read as '0'

bit 6-0 ADCS<6:0>: ADC Core x Input Clock Divider bits

These bits determine the number of Source Clock Periods (TCORESRC) for one Core Clock Period (TADCORE).

- 1111111 = 254 Source Clock Periods
- ... 0000011 = 6 Source Clock Periods
- 0000011 = 0 Source Clock Periods
- 0000001 = 2 Source Clock Periods
- 0000000 = 2 Source Clock Periods
- **Note 1:** For the 6-bit ADC core resolution (RES<1:0> = 00), the EISEL<2:0> bits settings, from '100' to '111', are not valid and should not be used. For the 8-bit ADC core resolution (RES<1:0> = 01), the EISEL<2:0> bits settings, '110' and '111', are not valid and should not be used.

#### REGISTER 16-1: UXMODE: UARTX CONFIGURATION REGISTER (CONTINUED)

- bit 5 UTXEN: UART Transmit Enable bit
  - 1 = Transmit enabled except during Auto-Baud Detection
  - 0 = Transmit disabled all transmit counters, pointers and state machines are reset; TX buffer is not flushed, status bits are not reset

#### bit 4 URXEN: UART Receive Enable bit

- 1 = Receive enabled except during Auto-Baud Detection
- 0 = Receive disabled all receive counters, pointers and state machines are reset; RX buffer is not flushed, status bits are not reset

#### bit 3-0 MOD<3:0>: UART Mode bits

- Other = Reserved
- 1111 = Smart card<sup>(2)</sup>
- 1110 = IrDA<sup>®(2)</sup>
- 1101 = Reserved
- 1100 = LIN Master/Slave
- 1011 = LIN Slave only
- 1010 = DMX<sup>(2)</sup>
- 1001 = Reserved
- 1000 = Reserved
- 0111 = Reserved
- 0110 = Reserved
- 0101 = Reserved
- 0100 = Asynchronous 9-bit UART with address detect, ninth bit = 1 signals address
- 0011 = Asynchronous 8-bit UART without address detect, ninth bit is used as an even parity bit
- 0010 = Asynchronous 8-bit UART without address detect, ninth bit is used as an odd parity bit
- 0001 = Asynchronous 7-bit UART
- 0000 = Asynchronous 8-bit UART

Note 1: R/HS/HC in DMX and LIN mode.

2: These modes are not available on all devices. Refer to the specific device data sheet for availability.

# REGISTER 24-7: PTGT1LIM: PTG TIMER1 LIMIT REGISTER<sup>(1)</sup>

| R/W-0                             | R/W-0 | R/W-0            | R/W-0  | R/W-0                              | R/W-0 | R/W-0              | R/W-0 |
|-----------------------------------|-------|------------------|--------|------------------------------------|-------|--------------------|-------|
|                                   |       |                  | PTGT1L | IM<15:8>                           |       |                    |       |
| bit 15                            |       |                  |        |                                    |       |                    | bit 8 |
|                                   |       |                  |        |                                    |       |                    |       |
| R/W-0                             | R/W-0 | R/W-0            | R/W-0  | R/W-0                              | R/W-0 | R/W-0              | R/W-0 |
|                                   |       |                  | PTGT1I | LIM<7:0>                           |       |                    |       |
| bit 7                             |       |                  |        |                                    |       |                    | bit 0 |
|                                   |       |                  |        |                                    |       |                    |       |
| Legend:                           |       |                  |        |                                    |       |                    |       |
| R = Readable bit W = Writable bit |       |                  |        | U = Unimplemented bit, read as '0' |       |                    |       |
| -n = Value at POR '1              |       | '1' = Bit is set |        | '0' = Bit is cleared               |       | x = Bit is unknown |       |

bit 15-0 **PTGT1LIM<15:0>:** PTG Timer1 Limit Register bits General Purpose Timer1 Limit register.

**Note 1:** These bits are read-only when the module is executing Step commands.

# REGISTER 24-8: PTGSDLIM: PTG STEP DELAY LIMIT REGISTER<sup>(1)</sup>

| R/W-0             | R/W-0 | R/W-0            | R/W-0                              | R/W-0                | R/W-0 | R/W-0              | R/W-0 |
|-------------------|-------|------------------|------------------------------------|----------------------|-------|--------------------|-------|
|                   |       |                  | PTGSD                              | LIM<15:8>            |       |                    |       |
| bit 15            |       |                  |                                    |                      |       |                    | bit 8 |
|                   |       |                  |                                    |                      |       |                    |       |
| R/W-0             | R/W-0 | R/W-0            | R/W-0                              | R/W-0                | R/W-0 | R/W-0              | R/W-0 |
|                   |       |                  | PTGSE                              | )LIM<7:0>            |       |                    |       |
| bit 7             |       |                  |                                    |                      |       |                    | bit 0 |
|                   |       |                  |                                    |                      |       |                    |       |
| Legend:           |       |                  |                                    |                      |       |                    |       |
| R = Readable      | bit   | W = Writable bit | U = Unimplemented bit, read as '0' |                      |       |                    |       |
| -n = Value at POR |       | '1' = Bit is set |                                    | '0' = Bit is cleared |       | x = Bit is unknown |       |

bit 15-0 PTGSDLIM<15:0>: PTG Step Delay Limit Register bits

This register holds a PTG Step delay value representing the number of additional PTG clocks between the start of a Step command and the completion of a Step command.

**Note 1:** These bits are read-only when the module is executing Step commands.

NOTES:

| REGISTER 28-4: | DMTSTAT: DEADMAN | TIMER STATUS REGISTER |
|----------------|------------------|-----------------------|
|----------------|------------------|-----------------------|

| U-0             | U-0                            | U-0                            | U-0                              | U-0                                | U-0         | U-0                | U-0           |  |
|-----------------|--------------------------------|--------------------------------|----------------------------------|------------------------------------|-------------|--------------------|---------------|--|
|                 | —                              | —                              | _                                | _                                  | _           | _                  | _             |  |
| bit 15          |                                |                                |                                  |                                    |             |                    | bit 8         |  |
|                 |                                |                                |                                  |                                    |             |                    |               |  |
| R-0, HC         | R-0, HC                        | R-0, HC                        | U-0                              | U-0                                | U-0         | U-0                | R-0           |  |
| BAD1            | BAD2                           | DMTEVENT                       | —                                | —                                  | —           | —                  | WINOPN        |  |
| bit 7           |                                |                                |                                  |                                    |             |                    | bit 0         |  |
|                 |                                |                                |                                  |                                    |             |                    |               |  |
| Legend:         |                                | HC = Hardware                  | e Clearable bit                  |                                    |             |                    |               |  |
| R = Readable    | bit                            | W = Writable bi                | t                                | U = Unimplemented bit, read as '0' |             |                    |               |  |
| -n = Value at F | POR                            | '1' = Bit is set               |                                  | '0' = Bit is cleared               |             | x = Bit is unknown |               |  |
|                 |                                |                                |                                  |                                    |             |                    |               |  |
| bit 15-8        | Unimplemen                     | ited: Read as '0               | •                                |                                    |             |                    |               |  |
| bit 7           | BAD1: Dead                     | man Timer Bad S                | STEP1<7:0> V                     | alue Detect bit                    | t           |                    |               |  |
|                 | 1 = Incorrect<br>0 = Incorrect | STEP1<7:0> va<br>STEP1<7:0> va | lue was detect<br>lue was not de | ed<br>tected                       |             |                    |               |  |
| bit 6           | BAD2: Dead                     | man Timer Bad S                | STEP2<7:0> V                     | alue Detect bit                    | t           |                    |               |  |
|                 | 1 = Incorrect                  | STEP2<7:0> va                  | lue was detect                   | ed                                 |             |                    |               |  |
|                 | 0 = Incorrect                  | STEP2<7:0> va                  | lue was not de                   | tected                             |             |                    |               |  |
| bit 5           | DMTEVENT:                      | Deadman Timer                  | Event bit                        |                                    |             |                    |               |  |
|                 | 1 = Deadma                     | n Timer event wa               | as detected (co                  | ounter expired,                    | or bad STEP | 1<7:0> or STE      | P2<7:0> value |  |
|                 | 0 = Deadma                     | n Timer event w                | as not detected                  | )<br>1                             |             |                    |               |  |
| bit 4-1         | Unimplemen                     | ited: Read as '0               | ,                                |                                    |             |                    |               |  |
| bit 0           | WINOPN: De                     | adman Timer Cl                 | ear Window bi                    | it                                 |             |                    |               |  |
|                 | 1 = Deadmar                    | n Timer clear win              | dow is open                      | -                                  |             |                    |               |  |
|                 | 0 = Deadmar                    | n Timer clear win              | dow is not ope                   | en                                 |             |                    |               |  |

## 29.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

## 29.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have any effect and read values are invalid. A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC<sup>®</sup> DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note 1: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

# 29.5 Power-Saving Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

#### 29.5.1 KEY RESOURCES

- **"Watchdog Timer and Power-Saving Modes"** (DS70615) in the *"dsPIC33/PIC24 Family Reference Manual"*
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

| U-1               | U-1                    | U-1              | U-1        | U-1                  | U-1              | U-1                | U-1    |  |
|-------------------|------------------------|------------------|------------|----------------------|------------------|--------------------|--------|--|
| —                 | —                      | —                | —          | —                    | —                | —                  | —      |  |
| bit 23            |                        |                  |            |                      |                  |                    | bit 16 |  |
|                   |                        |                  |            |                      |                  |                    |        |  |
| U-1               | U-1                    | U-1              | U-1        | U-1                  | r-1              | U-1                | U-1    |  |
|                   | —                      | —                | _          | —                    |                  |                    |        |  |
| bit 15            |                        |                  |            |                      |                  |                    | bit 8  |  |
|                   |                        |                  |            |                      |                  |                    |        |  |
| U-1               | R/PO-1                 | r-1              | r-1        | U-1                  | U-1              | U-1                | U-1    |  |
|                   | BISTDIS <sup>(1)</sup> | —                | _          | —                    |                  | _                  |        |  |
| bit 7             |                        |                  |            |                      |                  |                    | bit 0  |  |
|                   |                        |                  |            |                      |                  |                    |        |  |
| Legend:           |                        | PO = Progran     | n Once bit | r = Reserved bit     |                  |                    |        |  |
| R = Readable      | e bit                  | W = Writable     | bit        | U = Unimplen         | nented bit, read | d as '0'           |        |  |
| -n = Value at POR |                        | '1' = Bit is set |            | '0' = Bit is cleared |                  | x = Bit is unknown |        |  |
|                   |                        |                  |            |                      |                  |                    |        |  |
| bit 23-11         | Unimplemen             | ted: Read as ':  | l'         |                      |                  |                    |        |  |

### **REGISTER 30-7: FPOR CONFIGURATION REGISTER**

| bit 10  | Reserved: Maintain as '1'  |
|---------|----------------------------|
| bit 9-7 | Unimplemented: Read as '1' |

bit 6 **BISTDIS:** Memory BIST Feature Disable bit<sup>(1)</sup> 1 = MBIST on Reset feature is disabled 0 = MBIST on Reset feature is enabled

- bit 5-4 **Reserved:** Maintain as '0b11'
- bit 3-0 **Unimplemented:** Read as '1'

Note 1: Applies to a Power-on Reset (POR) only.

| W-0             | W-0 | W-0              | W-0   | W-0                                    | W-0 | W-0 | W-0   |
|-----------------|-----|------------------|---|--|-----|-----|-------|
|                 |     |                  | WDTCLF  | RKEY<15:8>                             |     |     |       |
| bit 15          |     |                  |   |  |     |     | bit 8 |
|                 |     |                  |   |  |     |     |       |
| W-0             | W-0 | W-0              | W-0   | W-0                                    | W-0 | W-0 | W-0   |
|                 |     |                  | WDTCL   | RKEY<7:0>                              |     |     |       |
| bit 7           |     |                  |   |  |     |     | bit 0 |
|                 |     |                  |   |  |     |     |       |
| Legend:         |     |                  |   |  |     |     |       |
| R = Readable    | bit | W = Writable bi  | itable bit U = Unimplemented bit, read as '0' |  |     |     |       |
| -n = Value at F | POR | '1' = Bit is set |   | '0' = Bit is cleared x = Bit is unknow |     |     | known |

### REGISTER 30-22: WDTCONH: WATCHDOG TIMER CONTROL REGISTER HIGH

bit 15-0 WDTCLRKEY<15:0>: Watchdog Timer Clear Key bits

To clear the Watchdog Timer to prevent a time-out, software must write the value, 0x5743, to this location using a single 16-bit write.

#### TABLE 33-13: COMPARATOR + DAC DELTA CURRENT

| $\begin{array}{llllllllllllllllllllllllllllllllllll$ |       |      |       |            |       |                                 |  |  |  |  |  |
|--|-------|------|-------|------------|-------|---------------------------------|--|--|--|--|--|
| Parameter No.  | Тур.  | Max. | Units | Conditions |       |                                 |  |  |  |  |  |
| DC130  | 1.2   | 1.35 | mA    | -40°C      |       |                                 |  |  |  |  |  |
|  | 1.23  | 1.65 | mA    | +25°C      | 3.3V  | AFpllo @ 500 MHz <sup>(1)</sup> |  |  |  |  |  |
|  | 1.23  | 1.65 | mA    | +85°C      |       |                                 |  |  |  |  |  |
|  | 1.24  | 1.65 | mA    | +125°C     |       |                                 |  |  |  |  |  |
| DC131  | 639   | 770  | μA    | -40°C      |       |                                 |  |  |  |  |  |
|  | 0.663 | 1.2  | mA    | +25°C      | 2 2\/ |                                 |  |  |  |  |  |
|  | 0.669 | 1.2  | mA    | +85°C      | 5.50  |                                 |  |  |  |  |  |
|  | 0.674 | 1.2  | mA    | +125°C     | ]     |                                 |  |  |  |  |  |

**Note 1:** APLL current is not included. Listed delta currents are for only one comparator + DAC instance. All parameters are characterized but not tested during manufacturing.

#### TABLE 33-14: OP AMP DELTA CURRENT<sup>(1)</sup>

| $\begin{array}{llllllllllllllllllllllllllllllllllll$ |      |      |       |            |       |  |  |  |  |
|--|------|------|-------|------------|-------|--|--|--|--|
| Parameter No.  | Тур. | Max. | Units | Conditions |       |  |  |  |  |
| DC140  | 0.25 | 1    | mA    | -40°C      |       |  |  |  |  |
|  | 0.27 | 1.1  | mA    | +25°C      | 2 2)/ |  |  |  |  |
|  | 0.32 | 1.4  | mA    | +85°C      | 3.3V  |  |  |  |  |
|  | 0.46 | 1.7  | mA    | +125°C     |       |  |  |  |  |

**Note 1:** Listed delta currents are for only one op amp instance. All parameters are characterized but not tested during manufacturing.