# E·XFL

#### NXP USA Inc. - MKL26Z128VLL4 Datasheet



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT
Number of I/O	84
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D - 16bit; D/A - 12bit
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl26z128vll4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1 Ratings

### 1.1 Thermal handling ratings

#### Table 1. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### **1.2 Moisture handling ratings**

#### Table 2. Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 1.3 ESD handling ratings

Table 3. ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.





### 1.4 Voltage and current operating ratings


Table 4. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	120	mA
V <sub>IO</sub>	IO pin input voltage	-0.3	V <sub>DD</sub> + 0.3	V
Ι <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V <sub>DDA</sub>	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V
V <sub>USB_DP</sub>	USB_DP input voltage	-0.3	3.63	V
$V_{USB_{DM}}$	USB_DM input voltage	-0.3	3.63	V
V <sub>REGIN</sub>	USB regulator input	-0.3	6.0	V

# 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is  $V_{IL}$  + ( $V_{IH}$  -  $V_{IL}$ ) / 2

#### Figure 2. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume the output pins have the following characteristics.

- C<sub>L</sub>=30 pF loads
- Slew rate disabled
- Normal drive strength



# 2.2 Nonswitching electrical specifications

#### 2.2.1 Voltage and current operating requirements Table 5. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	3.6	V	
V <sub>DDA</sub>	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>IH</sub>	Input high voltage				
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	$0.7 \times V_{DD}$	—	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	—	V	
V <sub>IL</sub>	Input low voltage				
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I <sub>ICIO</sub>	IO pin negative DC injection current — single pin • V <sub>IN</sub> < V <sub>SS</sub> -0.3V	-3	_	mA	1
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins • Negative current injection	-25	_	mA	
V <sub>ODPU</sub>	Open drain pullup voltage level	V <sub>DD</sub>	V <sub>DD</sub>	V	2
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	

- All I/O pins are internally clamped to V<sub>SS</sub> through a ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> greater than V<sub>IO\_MIN</sub> (= V<sub>SS</sub>-0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = (V<sub>IO\_MIN</sub> V<sub>IN</sub>)/II<sub>ICIO</sub>I.
- 2. Open drain outputs must be pulled to  $V_{DD}$ .

# 2.2.2 LVD and POR operating requirements

Table 6. V<sub>DD</sub> supply LVD and POR operating requirements

Sym	ol Description	Min.	Тур.	Max.	Unit	Notes
V <sub>PO</sub>	Falling V <sub>DD</sub> POR detect voltage	0.8	1.1	1.5	V	—

Table continues on the next page ...



Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OL</sub>	Output low voltage — Normal drive pad				1
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V, I <sub>OL</sub> = 5 mA	_	0.5	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 2.5 \text{ mA}$	_	0.5	V	
V <sub>OL</sub>	Output low voltage — High drive pad				1
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V, I <sub>OL</sub> = 20 mA	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 10 mA	_	0.5	V	
I <sub>OLT</sub>	Output low current total for all ports		100	mA	
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range	-	1	μΑ	3
I <sub>IN</sub>	Input leakage current (per pin) at 25 °C	_	0.025	μA	3
I <sub>IN</sub>	Input leakage current (total all pins) for full temperature range	-		μΑ	3
I <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	_	1	μA	
R <sub>PU</sub>	Internal pullup resistors	20	50	kΩ	4

#### Table 7. Voltage and current operating behaviors (continued)

1. PTB0, PTB1, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.

- 2. The reset pin only contains an active pull down device when configured as the RESET signal or as a GPIO. When configured as a GPIO output, it acts as a pseudo open drain output.
- 3. Measured at  $V_{DD} = 3.6 V$

4. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{SS}$ 

### 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- FEI clock mode

POR and VLLSx $\rightarrow$ RUN recovery use FEI clock mode at the default CPU and system frequency of 21 MHz, and a bus and flash clock frequency of 10.5 MHz.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.		_	300	μs	1

 Table 8. Power mode transition operating behaviors

Table continues on the next page...





Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	VLLS0 → RUN					
		—	113	124	μs	
	<ul> <li>VLLS1 → RUN</li> </ul>					
		—	112	124	μs	
	<ul> <li>VLLS3 → RUN</li> </ul>					
			53	60	μs	
	• LLS → RUN					
			4.5	5.0	μs	
	<ul> <li>VLPS → RUN</li> </ul>					
		—	4.5	5.0	μs	
	<ul> <li>STOP → RUN</li> </ul>					
		—	4.5	5.0	μs	

 Table 8. Power mode transition operating behaviors (continued)

1. Normal boot (FTFA\_FOPT[LPBOOT]=11).

#### 2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

Symbol	Description		Тур.	Max	Unit	Note
I <sub>DDA</sub>	Analog supply current	—	—	See note	mA	1
I <sub>DD_RUNCO_</sub> CM	Run mode current in compute operation - 48 MHz core / 24 MHz flash/ bus disabled, LPTMR running using 4 MHz internal reference clock, CoreMark® benchmark code executing from flash, at 3.0 V		6.7	_	mA	2
I <sub>DD_RUNCO</sub>	Run mode current in compute operation - 48 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from flash, at 3.0 V	_	4.5	5.1	mA	3
I <sub>DD_RUN</sub>	Run mode current - 48 MHz core / 24	at 1.8 V	5.6	6.3	mA	3
	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral cloc disabled, code executing from flash	at 3.0 V	5.4	6.0	mA	1
I <sub>DD_RUN</sub>	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks enabled, code executing from flash, at 1.8 V		6.9	7.3	mA	3, 4

Table 9. Power consumption operating behaviors

Table continues on the next page ...

9



Symbol	Description	Temperature (°C)					Unit	
		-40	25	50	70	85	105	
I <sub>BG</sub>	Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.	45	45	45	45	45	45	μA
IADC	ADC peripheral adder combining the measured values at $V_{DD}$ and $V_{DDA}$ by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	366	366	366	366	366	366	μA

 Table 10.
 Low power mode peripheral adders — typical value (continued)

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode, and BLPE for VLPR mode
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA



### 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

### 2.2.8 Capacitance attributes

Table 12. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance	—	7	pF

# 2.3 Switching specifications

### 2.3.1 Device clock specifications

#### Table 13. Device clock specifications

Symbol	Description	Min.	Max.	Unit
	Normal run mode			•
f <sub>SYS</sub>	System and core clock	_	48	MHz
f <sub>BUS</sub>	Bus clock	_	24	MHz
f <sub>FLASH</sub>	Flash clock	_	24	MHz
f <sub>SYS_USB</sub>	System and core clock when Full Speed USB in operation	20	_	MHz
f <sub>LPTMR</sub>	LPTMR clock	_	24	MHz
	VLPR and VLPS modes <sup>1</sup>			
f <sub>SYS</sub>	System and core clock	_	4	MHz
f <sub>BUS</sub>	Bus clock	_	1	MHz
f <sub>FLASH</sub>	Flash clock	_	1	MHz
f <sub>LPTMR</sub>	LPTMR clock <sup>2</sup>	_	24	MHz
f <sub>ERCLK</sub>	External reference clock	_	16	MHz
f <sub>LPTMR_ERCLK</sub>	LPTMR external reference clock	_	16	MHz
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	—	16	MHz
f <sub>TPM</sub>	TPM asynchronous clock	—	8	MHz
f <sub>UART0</sub>	UART0 asynchronous clock		8	MHz

16



#### 3.1.1 SWD electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1		ns
JЗ	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10		ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	—	ns
J11	SWD_CLK high to SWD_DIO data valid	—	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns

Table 17. SWD full voltage range electricals




Figure 5. Serial wire clock input timing






Figure 6. Serial wire data timing

### 3.2 System modules

There are no specifications necessary for the device's system modules.

### 3.3 Clock modules

### 3.3.1 MCG specifications

Table 18. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>	Internal reference frequency (slow clock) — factory trimmed at nominal V <sub>DD</sub> and 25 °C	_	32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference frequency (slow clock) — user trimmed	31.25	—	39.0625	kHz	
$\Delta_{fdco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using C3[SCTRIM] and C4[SCFTRIM]	_	± 0.3	± 0.6	%f <sub>dco</sub>	1

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
J <sub>acc_pll</sub>	PLL accumulated jitter over 1µs (RMS)					10
	• f <sub>vco</sub> = 48 MHz	—	1350	_	ps	
	• f <sub>vco</sub> = 100 MHz	-	600	_	ps	
D <sub>lock</sub>	Lock entry frequency tolerance	± 1.49		± 2.98	%	
D <sub>unl</sub>	Lock exit frequency tolerance	± 4.47	_	± 5.97	%	
t <sub>pll_lock</sub>	Lock detector detection time	_		$150 \times 10^{-6}$ + 1075(1/ $f_{pll\_ref}$ )	S	11

#### Table 18. MCG specifications (continued)

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. The deviation is relative to the factory trimmed frequency at nominal  $V_{DD}$  and 25 °C,  $f_{ints_{ft}}$ .
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
- The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco\_t</sub>) over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### **3.3.2 Oscillator electrical specifications**

### 3.3.2.1 Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	—	3.6	V	
IDDOSC	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	-	500	—	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
		_	1.2	_	mA	

Table 19. Oscillator DC electrical specifications

Table continues on the next page ...



3.6.1.1	16-bit ADC operat	ing conditions
	Table 25.	16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	Absolute	1.71	—	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )	-100	0	+100	mV	2
$V_{REFH}$	ADC reference voltage high		1.13	V <sub>DDA</sub>	V <sub>DDA</sub>	V	
V <sub>REFL</sub>	ADC reference voltage low		$V_{SSA}$	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
V <sub>ADIN</sub>	Input voltage	16-bit differential mode	VREFL	_	31/32 * VREFH	V	—
		All other modes	VREFL	—	VREFH		
C <sub>ADIN</sub>	Input	16-bit mode	—	8	10	pF	
	capacitance	<ul> <li>8-bit / 10-bit / 12-bit modes</li> </ul>	_	4	5		
R <sub>ADIN</sub>	Input series resistance		_	2	5	kΩ	
R <sub>AS</sub>	Analog source resistance (external)	13-bit / 12-bit modes f <sub>ADCK</sub> < 4 MHz	_		5	kΩ	3
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13-bit mode	1.0	_	18.0	MHz	4
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	4
C <sub>rate</sub>	ADC conversion	≤ 13-bit modes					5
	rate	No ADC hardware averaging	20.000	_	818.330	Ksps	
		Continuous conversions enabled, subsequent conversion time					
C <sub>rate</sub>	ADC conversion	16-bit mode					5
	rate	No ADC hardware averaging	37.037	_	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					
,	•	•		•	•		

- 1. Typical values assume  $V_{DDA}$  = 3.0 V, Temp = 25 °C,  $f_{ADCK}$  = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8  $\Omega$  analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1 ns.
- 4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.






Figure 7. ADC input impedance equivalency diagram

#### 3.6.1.2 16-bit ADC electrical characteristics

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	—	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC =	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> =
	asynchronous clock source	0	2.4	4.0	6.1	MHz	1/f <sub>ADACK</sub>
	CIOCK SOULCE	• ADLPC = 1, ADHSC = 1	3.0	5.2	7.3	MHz	
f <sub>ADACK</sub>		• ADLPC = 0, ADHSC = 0	4.4	6.2	9.5	MHz	
		• ADLPC = 0, ADHSC = 1					
	Sample Time	See Reference Manual chapte	r for sample	times	1	1	ł
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	error	12-bit modes	—	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	—	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
		12-bit modes	_	±0.2	-0.3 to 0.5		

Table 26.	16-bit ADC	characteristics	(V <sub>REFH</sub> =	V <sub>DDA</sub> ,	$V_{REFL} = V_{SSA}$ )	
-----------	------------	-----------------	----------------------	--------------------	------------------------	--

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	—	_	200	μA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	—		20	μA
V <sub>AIN</sub>	Analog input voltage	$V_{SS} - 0.3$		V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	—		20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	—	5	_	mV
	• CR0[HYSTCTR] = 01	—	10	_	mV
	• CR0[HYSTCTR] = 10	—	20	_	mV
	• CR0[HYSTCTR] = 11	—	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5			V
V <sub>CMPOI</sub>	Output low	—		0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	—	7	_	μΑ
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

#### 3.6.2 CMP and 6-bit DAC electrical specifications Table 27. Comparator and 6-bit DAC electrical specifications

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ -0.6 V.

 Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.

3. 1 LSB = V<sub>reference</sub>/64




Figure 11. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

#### 3.6.3 12-bit DAC electrical characteristics

#### 3.6.3.1 12-bit DAC operating requirements Table 28. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
CL	Output load capacitance	—	100	pF	2
١L	Output load current	—	1	mA	

1. The DAC reference can be selected to be  $V_{\text{DDA}}$  or  $V_{\text{REFH}}.$ 

2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.






Figure 13. Offset at half scale vs. temperature

# 3.7 Timers

See General switching specifications.

# 3.8 Communication interfaces

### 3.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.



Pinout
--------

121 BGA	100 LQFP	64 BGA	64 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
D5	90	-	_	PTC16	DISABLED		PTC16						
C4	91	_	_	PTC17	DISABLED		PTC17						
B4	92	_	_	PTC18	DISABLED		PTC18						
D4	93	C3	57	PTD0	DISABLED		PTD0	SPI0_PCS0		TPM0_CH0			
D3	94	A4	58	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK		TPM0_CH1			
C3	95	C2	59	PTD2	DISABLED	1000_0200	PTD2	SPI0_MOSI	UART2_RX	TPM0_CH2	SPI0_MISO		
B3	96	B3	60	PTD3	DISABLED		PTD3	SPI0_MISO	UART2_TX	TPM0_CH3	SPI0_MOSI		
A3	97	A3	61	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI1_PCS0	UART2_RX	TPM0_CH4			
A2	98	C1	62	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI1_SCK	UART2_TX	TPM0_CH5			
B2	99	B2	63	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI1_MOSI	UART0_RX		SPI1_MISO		
A1	100	A2	64	PTD7	DISABLED		PTD7	SPI1_MISO	UART0_TX		SPI1_MOSI		
A11	86	C5	_	NC	NC	NC							
_	87	_	_	NC	NC	NC							
_	88	_	_	NC	NC	NC							
_	89	_	_	NC	NC	NC							
J3	_	_	_	NC	NC	NC							
H3	_	_	_	NC	NC	NC							
K4	_	_	_	NC	NC	NC							
L7	_	_	_	NC	NC	NC							
J9	_	_	_	NC	NC	NC							
J4	_	_	_	NC	NC	NC							
H11	_	_	_	NC	NC	NC							
F11	_	_	_	NC	NC	NC							
A5	_	-	_	NC	NC	NC							
B5	_	_	_	NC	NC	NC							
A4	_	_	-	NC	NC	NC							
B1	_	-	_	NC	NC	NC							
C2	_	-	-	NC	NC	NC							
C1	_	-	-	NC	NC	NC							
D2	_	-	_	NC	NC	NC							
D1	_	_	_	NC	NC	NC							
E1	_	_	_	NC	NC	NC							

#### KL26 pinouts 5.2

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, ssee KL26 Signal Multiplexing and Pin Assignments.



	1	2	3	4	5	6	7	8	9	10	11	
A	PTD7	PTD5	PTD4/ LLWU_P14	NC	NC	PTC13	PTC8	PTC4/ LLWU_P8	PTC21	PTC20	NC	A
в	NC	PTD6/ LLWU_P15	PTD3	PTC18	NC	PTC12	PTC7	PTC3/ LLWU_P7	PTC0	PTB16	PTC22	в
С	NC	NC	PTD2	PTC17	PTC11	PTC10	PTC6/ LLWU_P10	PTC2	PTB19	PTB11	PTC23	с
D	NC	NC	PTD1	PTD0	PTC16	PTC9	PTC5/ LLWU_P9	PTC1/ LLWU_P6/ RTC_CLKIN	PTB18	PTB10	PTB8	D
E	NC	PTE2	PTE1	PTE0	VDD	VDD	VDD	PTB23	PTB17	PTB9	PTB7	E
F	USB0_DP	USB0_DM	PTE6	PTE3	VDDA	VSSA	VSS	PTB22	PTB21	PTB20	NC	F
G	VOUT33	VREGIN	VSS	PTE5	VREFH	VREFL	VSS	PTB3	PTB2	PTB1	PTB0/ LLWU_P5	G
Н	PTE16	PTE17	NC	PTA7	PTE24	PTE26	PTE4	PTA1	PTA3	PTA17	NC	н
J	PTE18	PTE19	NC	NC	PTE25	PTA0	PTA2	PTA4	NC	PTA16	PTA20	J
к	PTE20	PTE21	PTA6	NC	PTE30	VDD	PTA5	PTA12	PTA14	VSS	PTA19	к
L	PTE22	PTE23	PTE29	PTE31	VSS	VSS	NC	PTA13	PTA15	VDD	PTA18	L
	1	2	3	4	5	6	7	8	9	10	11	1

Figure 23. KL26 121-pin BGA pinout diagram

NP

Pinout




Figure 24. KL26 100-pin LQFP pinout diagram



### 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 7.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

# 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
KL##	Kinetis family	• KL26
A	Key attribute	• Z = Cortex-M0+
FFF	Program flash memory size	<ul> <li>128 = 128 KB</li> <li>256 = 256 KB</li> </ul>
R	Silicon revision	<ul> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	<ul> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>MC = 121 MAPBGA (8 mm x 8 mm)</li> </ul>
CC	Maximum CPU frequency (MHz)	• 4 = 48 MHz
N	Packaging type	R = Tape and reel

 Table 41. Part number fields descriptions


# 7.4 Example

This is an example part number:

#### MKL26Z256VLH4



# 8.6 Relationship between ratings and operating requirements



# 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

# 8.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.