



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M0+  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 48MHz   |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART, USB, USB OTG   |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT   |
| Number of I/O              | 84  |
| Program Memory Size        | 128KB (128K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 16K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V  |
| Data Converters            | A/D - 16bit; D/A - 12bit  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-LQFP  |
| Supplier Device Package    | 100-LQFP (14x14)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl26z128vll4">https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl26z128vll4</a> |

# 1 Ratings

## 1.1 Thermal handling ratings

**Table 1. Thermal handling ratings**

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | −55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | —    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.2 Moisture handling ratings

**Table 2. Moisture handling ratings**

| Symbol | Description                | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL    | Moisture sensitivity level | —    | 3    | —    | 1     |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.3 ESD handling ratings

**Table 3. ESD handling ratings**

| Symbol           | Description   | Min.  | Max.  | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | −2000 | +2000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model | −500  | +500  | V    | 2     |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 105 °C     | −100  | +100  | mA   | 3     |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

# 1.4 Voltage and current operating ratings

Table 4. Voltage and current operating ratings

| Symbol        | Description   | Min.           | Max.           | Unit |
|---------------|---|----------------|----------------|------|
| $V_{DD}$      | Digital supply voltage  | -0.3           | 3.8            | V    |
| $I_{DD}$      | Digital supply current  | —              | 120            | mA   |
| $V_{IO}$      | IO pin input voltage  | -0.3           | $V_{DD} + 0.3$ | V    |
| $I_D$         | Instantaneous maximum current single pin limit (applies to all port pins) | -25            | 25             | mA   |
| $V_{DDA}$     | Analog supply voltage   | $V_{DD} - 0.3$ | $V_{DD} + 0.3$ | V    |
| $V_{USB\_DP}$ | USB_DP input voltage  | -0.3           | 3.63           | V    |
| $V_{USB\_DM}$ | USB_DM input voltage  | -0.3           | 3.63           | V    |
| $V_{REGIN}$   | USB regulator input   | -0.3           | 6.0            | V    |

## 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 2. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume the output pins have the following characteristics.

- $C_L=30$  pF loads
- Slew rate disabled
- Normal drive strength

## 2.2 Nonswitching electrical specifications

### 2.2.1 Voltage and current operating requirements

Table 5. Voltage and current operating requirements

| Symbol             | Description   | Min.                 | Max.                 | Unit | Notes |
|--------------------|---|----------------------|----------------------|------|-------|
| $V_{DD}$           | Supply voltage  | 1.71                 | 3.6                  | V    |       |
| $V_{DDA}$          | Analog supply voltage   | 1.71                 | 3.6                  | V    |       |
| $V_{DD} - V_{DDA}$ | $V_{DD}$ -to- $V_{DDA}$ differential voltage  | -0.1                 | 0.1                  | V    |       |
| $V_{SS} - V_{SSA}$ | $V_{SS}$ -to- $V_{SSA}$ differential voltage  | -0.1                 | 0.1                  | V    |       |
| $V_{IH}$           | Input high voltage <ul style="list-style-type: none"> <li><math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></li> <li><math>1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}</math></li> </ul>       | $0.7 \times V_{DD}$  | —                    | V    |       |
|                    |   | $0.75 \times V_{DD}$ | —                    | V    |       |
| $V_{IL}$           | Input low voltage <ul style="list-style-type: none"> <li><math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></li> <li><math>1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}</math></li> </ul>        | —                    | $0.35 \times V_{DD}$ | V    |       |
|                    |   | —                    | $0.3 \times V_{DD}$  | V    |       |
| $V_{HYS}$          | Input hysteresis  | $0.06 \times V_{DD}$ | —                    | V    |       |
| $I_{ICIO}$         | IO pin negative DC injection current — single pin <ul style="list-style-type: none"> <li><math>V_{IN} &lt; V_{SS}-0.3\text{V}</math></li> </ul>   | -3                   | —                    | mA   | 1     |
| $I_{ICont}$        | Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins <ul style="list-style-type: none"> <li>Negative current injection</li> </ul> | -25                  | —                    | mA   |       |
| $V_{ODPU}$         | Open drain pullup voltage level   | $V_{DD}$             | $V_{DD}$             | V    | 2     |
| $V_{RAM}$          | $V_{DD}$ voltage required to retain RAM   | 1.2                  | —                    | V    |       |

- All I/O pins are internally clamped to  $V_{SS}$  through a ESD protection diode. There is no diode connection to  $V_{DD}$ . If  $V_{IN}$  greater than  $V_{IO\_MIN}$  ( $= V_{SS}-0.3\text{ V}$ ) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R = (V_{IO\_MIN} - V_{IN})/|I_{ICIO}|$ .
- Open drain outputs must be pulled to  $V_{DD}$ .

### 2.2.2 LVD and POR operating requirements

Table 6.  $V_{DD}$  supply LVD and POR operating requirements

| Symbol    | Description                         | Min. | Typ. | Max. | Unit | Notes |
|-----------|-------------------------------------|------|------|------|------|-------|
| $V_{POR}$ | Falling $V_{DD}$ POR detect voltage | 0.8  | 1.1  | 1.5  | V    | —     |

Table continues on the next page...

**Table 7. Voltage and current operating behaviors (continued)**

| Symbol           | Description   | Min. | Max.  | Unit | Notes |
|------------------|---|------|-------|------|-------|
| V <sub>OL</sub>  | Output low voltage — Normal drive pad                             |      |       |      | 1     |
|                  | • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 5 mA         | —    | 0.5   | V    |       |
|                  | • 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 2.5 mA      | —    | 0.5   | V    |       |
| V <sub>OL</sub>  | Output low voltage — High drive pad                               |      |       |      | 1     |
|                  | • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 20 mA        | —    | 0.5   | V    |       |
|                  | • 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 10 mA       | —    | 0.5   | V    |       |
| I <sub>OLT</sub> | Output low current total for all ports                            | —    | 100   | mA   |       |
| I <sub>IN</sub>  | Input leakage current (per pin) for full temperature range        | —    | 1     | μA   | 3     |
| I <sub>IN</sub>  | Input leakage current (per pin) at 25 °C                          | —    | 0.025 | μA   | 3     |
| I <sub>IN</sub>  | Input leakage current (total all pins) for full temperature range | —    |       | μA   | 3     |
| I <sub>OZ</sub>  | Hi-Z (off-state) leakage current (per pin)                        | —    | 1     | μA   |       |
| R <sub>PU</sub>  | Internal pullup resistors   | 20   | 50    | kΩ   | 4     |

1. PTB0, PTB1, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.
2. The reset pin only contains an active pull down device when configured as the RESET signal or as a GPIO. When configured as a GPIO output, it acts as a pseudo open drain output.
3. Measured at V<sub>DD</sub> = 3.6 V
4. Measured at V<sub>DD</sub> supply voltage = V<sub>DD</sub> min and V<sub>input</sub> = V<sub>SS</sub>

## 2.2.4 Power mode transition operating behaviors

All specifications except t<sub>POR</sub> and VLLSx→RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- FEI clock mode

POR and VLLSx→RUN recovery use FEI clock mode at the default CPU and system frequency of 21 MHz, and a bus and flash clock frequency of 10.5 MHz.

**Table 8. Power mode transition operating behaviors**

| Symbol           | Description  | Min. | Typ. | Max. | Unit | Notes |
|------------------|--|------|------|------|------|-------|
| t <sub>POR</sub> | After a POR event, amount of time from the point V <sub>DD</sub> reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip. | —    | —    | 300  | μs   | 1     |

Table continues on the next page...

**Table 8. Power mode transition operating behaviors (continued)**

| Symbol | Description   | Min. | Typ. | Max. | Unit | Notes |
|--------|---------------|------|------|------|------|-------|
|        | • VLLS0 → RUN | —    | 113  | 124  | μs   |       |
|        | • VLLS1 → RUN | —    | 112  | 124  | μs   |       |
|        | • VLLS3 → RUN | —    | 53   | 60   | μs   |       |
|        | • LLS → RUN   | —    | 4.5  | 5.0  | μs   |       |
|        | • VLPS → RUN  | —    | 4.5  | 5.0  | μs   |       |
|        | • STOP → RUN  | —    | 4.5  | 5.0  | μs   |       |

1. Normal boot (FTFA\_FOPT[LPBOOT]=11).

## 2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

**Table 9. Power consumption operating behaviors**

| Symbol                   | Description  |          | Typ. | Max      | Unit | Note |
|--------------------------|--|----------|------|----------|------|------|
| I <sub>DDA</sub>         | Analog supply current  | —        | —    | See note | mA   | 1    |
| I <sub>DD_RUNCO_CM</sub> | Run mode current in compute operation - 48 MHz core / 24 MHz flash / bus disabled, LPTMR running using 4 MHz internal reference clock, CoreMark® benchmark code executing from flash, at 3.0 V | —        | 6.7  | —        | mA   | 2    |
| I <sub>DD_RUNCO</sub>    | Run mode current in compute operation - 48 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from flash, at 3.0 V  | —        | 4.5  | 5.1      | mA   | 3    |
| I <sub>DD_RUN</sub>      | Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks disabled, code executing from flash   | at 1.8 V | 5.6  | 6.3      | mA   | 3    |
|                          |  | at 3.0 V | 5.4  | 6.0      | mA   |      |
| I <sub>DD_RUN</sub>      | Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks enabled, code executing from flash, at 1.8 V  | —        | 6.9  | 7.3      | mA   | 3, 4 |

Table continues on the next page...

**Table 10. Low power mode peripheral adders — typical value (continued)**

| Symbol    | Description  | Temperature (°C) |     |     |     |     |     | Unit    |
|-----------|--|------------------|-----|-----|-----|-----|-----|---------|
|           |  | -40              | 25  | 50  | 70  | 85  | 105 |         |
| $I_{BG}$  | Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.   | 45               | 45  | 45  | 45  | 45  | 45  | $\mu A$ |
| $I_{ADC}$ | ADC peripheral adder combining the measured values at $V_{DD}$ and $V_{DDA}$ by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions. | 366              | 366 | 366 | 366 | 366 | 366 | $\mu A$ |

### 2.2.5.1 Diagram: Typical $I_{DD\_RUN}$ operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode, and BLPE for VLPR mode
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA

## 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to [www.freescale.com](http://www.freescale.com).
2. Perform a keyword search for “EMC design.”

## 2.2.8 Capacitance attributes

Table 12. Capacitance attributes

| Symbol          | Description       | Min. | Max. | Unit |
|-----------------|-------------------|------|------|------|
| C <sub>IN</sub> | Input capacitance | —    | 7    | pF   |

## 2.3 Switching specifications

### 2.3.1 Device clock specifications

Table 13. Device clock specifications

| Symbol                           | Description   | Min. | Max. | Unit |
|----------------------------------|---|------|------|------|
| Normal run mode                  |   |      |      |      |
| f <sub>SYS</sub>                 | System and core clock   | —    | 48   | MHz  |
| f <sub>BUS</sub>                 | Bus clock   | —    | 24   | MHz  |
| f <sub>FLASH</sub>               | Flash clock   | —    | 24   | MHz  |
| f <sub>SYS_USB</sub>             | System and core clock when Full Speed USB in operation  | 20   | —    | MHz  |
| f <sub>LPTMR</sub>               | LPTMR clock   | —    | 24   | MHz  |
| VLPR and VLPS modes <sup>1</sup> |   |      |      |      |
| f <sub>SYS</sub>                 | System and core clock   | —    | 4    | MHz  |
| f <sub>BUS</sub>                 | Bus clock   | —    | 1    | MHz  |
| f <sub>FLASH</sub>               | Flash clock   | —    | 1    | MHz  |
| f <sub>LPTMR</sub>               | LPTMR clock <sup>2</sup>  | —    | 24   | MHz  |
| f <sub>ERCLK</sub>               | External reference clock  | —    | 16   | MHz  |
| f <sub>LPTMR_ERCLK</sub>         | LPTMR external reference clock  | —    | 16   | MHz  |
| f <sub>osc_hi_2</sub>            | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | —    | 16   | MHz  |
| f <sub>TPM</sub>                 | TPM asynchronous clock  | —    | 8    | MHz  |
| f <sub>UART0</sub>               | UART0 asynchronous clock  | —    | 8    | MHz  |



### 3.1.1 SWD electricals

Table 17. SWD full voltage range electricals

| Symbol | Description  | Min. | Max. | Unit |
|--------|--|------|------|------|
|        | Operating voltage  | 1.71 | 3.6  | V    |
| J1     | SWD_CLK frequency of operation <ul style="list-style-type: none"> <li>Serial wire debug</li> </ul> | 0    | 25   | MHz  |
| J2     | SWD_CLK cycle period   | 1/J1 | —    | ns   |
| J3     | SWD_CLK clock pulse width <ul style="list-style-type: none"> <li>Serial wire debug</li> </ul>      | 20   | —    | ns   |
| J4     | SWD_CLK rise and fall times  | —    | 3    | ns   |
| J9     | SWD_DIO input data setup time to SWD_CLK rise  | 10   | —    | ns   |
| J10    | SWD_DIO input data hold time after SWD_CLK rise  | 0    | —    | ns   |
| J11    | SWD_CLK high to SWD_DIO data valid   | —    | 32   | ns   |
| J12    | SWD_CLK high to SWD_DIO high-Z   | 5    | —    | ns   |




Figure 5. Serial wire clock input timing




Figure 6. Serial wire data timing

### 3.2 System modules

There are no specifications necessary for the device's system modules.

### 3.3 Clock modules

#### 3.3.1 MCG specifications

Table 18. MCG specifications

| Symbol                   | Description   | Min.  | Typ.      | Max.      | Unit        | Notes |
|--------------------------|---|-------|-----------|-----------|-------------|-------|
| $f_{ints\_ft}$           | Internal reference frequency (slow clock) — factory trimmed at nominal $V_{DD}$ and 25 °C                               | —     | 32.768    | —         | kHz         |       |
| $f_{ints\_t}$            | Internal reference frequency (slow clock) — user trimmed  | 31.25 | —         | 39.0625   | kHz         |       |
| $\Delta f_{dco\_res\_t}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using C3[SCTTRIM] and C4[SCFTRIM] | —     | $\pm 0.3$ | $\pm 0.6$ | % $f_{dco}$ | 1     |

Table continues on the next page...

**Table 18. MCG specifications (continued)**

| Symbol                 | Description                                 | Min.       | Typ. | Max.   | Unit | Notes |
|------------------------|---|------------|------|--|------|-------|
| $J_{\text{acc\_pll}}$  | PLL accumulated jitter over 1 $\mu$ s (RMS) |            |      |  |      | 10    |
|                        | • $f_{\text{vco}} = 48 \text{ MHz}$         | —          | 1350 | —  | ps   |       |
|                        | • $f_{\text{vco}} = 100 \text{ MHz}$        | —          | 600  | —  | ps   |       |
| $D_{\text{lock}}$      | Lock entry frequency tolerance              | $\pm 1.49$ | —    | $\pm 2.98$   | %    |       |
| $D_{\text{unl}}$       | Lock exit frequency tolerance               | $\pm 4.47$ | —    | $\pm 5.97$   | %    |       |
| $t_{\text{pll\_lock}}$ | Lock detector detection time                | —          | —    | $150 \times 10^{-6} + 1075(1/f_{\text{pll\_ref}})$ | s    | 11    |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. The deviation is relative to the factory trimmed frequency at nominal  $V_{\text{DD}}$  and 25 °C,  $f_{\text{ints\_ft}}$ .
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
4. The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{\text{dco\_t}}$ ) over voltage and temperature must be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification is based on standard deviation (RMS) of period or frequency.
8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 3.3.2 Oscillator electrical specifications

#### 3.3.2.1 Oscillator DC electrical specifications

**Table 19. Oscillator DC electrical specifications**

| Symbol             | Description                             | Min. | Typ. | Max. | Unit    | Notes |
|--------------------|---|------|------|------|---------|-------|
| $V_{\text{DD}}$    | Supply voltage                          | 1.71 | —    | 3.6  | V       |       |
| $I_{\text{DDOSC}}$ | Supply current — low-power mode (HGO=0) |      |      |      |         | 1     |
|                    | • 32 kHz                                | —    | 500  | —    | nA      |       |
|                    | • 4 MHz                                 | —    | 200  | —    | $\mu$ A |       |
|                    | • 8 MHz (RANGE=01)                      | —    | 300  | —    | $\mu$ A |       |
|                    | • 16 MHz                                | —    | 950  | —    | $\mu$ A |       |
|                    |   | —    | 1.2  | —    | mA      |       |

Table continues on the next page...

### 3.6.1.1 16-bit ADC operating conditions

**Table 25. 16-bit ADC operating conditions**

| Symbol           | Description                         | Conditions   | Min.                     | Typ. <sup>1</sup> | Max.                             | Unit       | Notes |
|------------------|-------------------------------------|--|--------------------------|-------------------|----------------------------------|------------|-------|
| $V_{DDA}$        | Supply voltage                      | Absolute   | 1.71                     | —                 | 3.6                              | V          | —     |
| $\Delta V_{DDA}$ | Supply voltage                      | Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ )   | -100                     | 0                 | +100                             | mV         | 2     |
| $\Delta V_{SSA}$ | Ground voltage                      | Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )   | -100                     | 0                 | +100                             | mV         | 2     |
| $V_{REFH}$       | ADC reference voltage high          |  | 1.13                     | $V_{DDA}$         | $V_{DDA}$                        | V          |       |
| $V_{REFL}$       | ADC reference voltage low           |  | $V_{SSA}$                | $V_{SSA}$         | $V_{SSA}$                        | V          |       |
| $V_{ADIN}$       | Input voltage                       | <ul style="list-style-type: none"> <li>16-bit differential mode</li> <li>All other modes</li> </ul>            | $V_{REFL}$<br>$V_{REFL}$ | —<br>—            | 31/32 * $V_{REFH}$<br>$V_{REFH}$ | V          | —     |
| $C_{ADIN}$       | Input capacitance                   | <ul style="list-style-type: none"> <li>16-bit mode</li> <li>8-bit / 10-bit / 12-bit modes</li> </ul>           | —<br>—                   | 8<br>4            | 10<br>5                          | pF         | —     |
| $R_{ADIN}$       | Input series resistance             |  | —                        | 2                 | 5                                | k $\Omega$ | —     |
| $R_{AS}$         | Analog source resistance (external) | 13-bit / 12-bit modes<br>$f_{ADCK} < 4$ MHz  | —                        | —                 | 5                                | k $\Omega$ | 3     |
| $f_{ADCK}$       | ADC conversion clock frequency      | $\leq$ 13-bit mode   | 1.0                      | —                 | 18.0                             | MHz        | 4     |
| $f_{ADCK}$       | ADC conversion clock frequency      | 16-bit mode  | 2.0                      | —                 | 12.0                             | MHz        | 4     |
| $C_{rate}$       | ADC conversion rate                 | $\leq$ 13-bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 20.000                   | —                 | 818.330                          | Ksps       | 5     |
| $C_{rate}$       | ADC conversion rate                 | 16-bit mode<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time         | 37.037                   | —                 | 461.467                          | Ksps       | 5     |

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had  $< 8 \Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to  $< 1$  ns.
4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).




Figure 7. ADC input impedance equivalency diagram

### 3.6.1.2 16-bit ADC electrical characteristics

Table 26. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

| Symbol               | Description                   | Conditions <sup>1</sup>                       | Min.   | Typ. <sup>2</sup> | Max.                        | Unit             | Notes                                     |
|----------------------|-------------------------------|---|--------|-------------------|-----------------------------|------------------|---|
| I <sub>DDA_ADC</sub> | Supply current                |   | 0.215  | —                 | 1.7                         | mA               | 3   |
| f <sub>ADACK</sub>   | ADC asynchronous clock source | • ADLPC = 1, ADHSC = 0                        | 1.2    | 2.4               | 3.9                         | MHz              | t <sub>ADACK</sub> = 1/f <sub>ADACK</sub> |
|                      |                               |   | 2.4    | 4.0               | 6.1                         | MHz              |   |
|                      |                               | • ADLPC = 1, ADHSC = 1                        | 3.0    | 5.2               | 7.3                         | MHz              |   |
|                      |                               | • ADLPC = 0, ADHSC = 0                        | 4.4    | 6.2               | 9.5                         | MHz              |   |
|                      |                               | • ADLPC = 0, ADHSC = 1                        |        |                   |                             |                  |   |
|                      | Sample Time                   | See Reference Manual chapter for sample times |        |                   |                             |                  |   |
| TUE                  | Total unadjusted error        | • 12-bit modes<br>• <12-bit modes             | —<br>— | ±4<br>±1.4        | ±6.8<br>±2.1                | LSB <sup>4</sup> | 5   |
| DNL                  | Differential non-linearity    | • 12-bit modes<br>• <12-bit modes             | —<br>— | ±0.7<br>±0.2      | −1.1 to +1.9<br>−0.3 to 0.5 | LSB <sup>4</sup> | 5   |

Table continues on the next page...

## 3.6.2 CMP and 6-bit DAC electrical specifications

**Table 27. Comparator and 6-bit DAC electrical specifications**

| Symbol      | Description  | Min.           | Typ.                | Max.     | Unit                 |
|-------------|--|----------------|---------------------|----------|----------------------|
| $V_{DD}$    | Supply voltage   | 1.71           | —                   | 3.6      | V                    |
| $I_{DDHS}$  | Supply current, High-speed mode (EN=1, PMODE=1)  | —              | —                   | 200      | $\mu$ A              |
| $I_{DLS}$   | Supply current, low-speed mode (EN=1, PMODE=0)   | —              | —                   | 20       | $\mu$ A              |
| $V_{AIN}$   | Analog input voltage   | $V_{SS} - 0.3$ | —                   | $V_{DD}$ | V                    |
| $V_{AIO}$   | Analog input offset voltage  | —              | —                   | 20       | mV                   |
| $V_H$       | Analog comparator hysteresis <sup>1</sup> <ul style="list-style-type: none"> <li>CR0[HYSTCTR] = 00</li> <li>CR0[HYSTCTR] = 01</li> <li>CR0[HYSTCTR] = 10</li> <li>CR0[HYSTCTR] = 11</li> </ul> | —              | 5<br>10<br>20<br>30 | —        | mV<br>mV<br>mV<br>mV |
| $V_{CMPOH}$ | Output high  | $V_{DD} - 0.5$ | —                   | —        | V                    |
| $V_{CMPOI}$ | Output low   | —              | —                   | 0.5      | V                    |
| $t_{DHS}$   | Propagation delay, high-speed mode (EN=1, PMODE=1)   | 20             | 50                  | 200      | ns                   |
| $t_{DLS}$   | Propagation delay, low-speed mode (EN=1, PMODE=0)  | 80             | 250                 | 600      | ns                   |
|             | Analog comparator initialization delay <sup>2</sup>  | —              | —                   | 40       | $\mu$ s              |
| $I_{DAC6b}$ | 6-bit DAC current adder (enabled)  | —              | 7                   | —        | $\mu$ A              |
| INL         | 6-bit DAC integral non-linearity   | −0.5           | —                   | 0.5      | LSB <sup>3</sup>     |
| DNL         | 6-bit DAC differential non-linearity   | −0.3           | —                   | 0.3      | LSB                  |

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}-0.6$  V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$




Figure 11. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)


### 3.6.3 12-bit DAC electrical characteristics

#### 3.6.3.1 12-bit DAC operating requirements

Table 28. 12-bit DAC operating requirements

| Symbol     | Description             | Min. | Max. | Unit | Notes |
|------------|-------------------------|------|------|------|-------|
| $V_{DDA}$  | Supply voltage          | 1.71 | 3.6  | V    |       |
| $V_{DACR}$ | Reference voltage       | 1.13 | 3.6  | V    | 1     |
| $C_L$      | Output load capacitance | —    | 100  | pF   | 2     |
| $I_L$      | Output load current     | —    | 1    | mA   |       |

1. The DAC reference can be selected to be  $V_{DDA}$  or  $V_{REFH}$ .
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.



**Figure 13. Offset at half scale vs. temperature**

### 3.7 Timers

See [General switching specifications](#).

### 3.8 Communication interfaces

#### 3.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit [usb.org](http://usb.org).



| 121<br>BGA | 100<br>LQFP | 64<br>BGA | 64<br>LQFP | Pin Name          | Default   | ALT0      | ALT1              | ALT2      | ALT3     | ALT4     | ALT5      | ALT6 | ALT7 |
|------------|-------------|-----------|------------|-------------------|-----------|-----------|-------------------|-----------|----------|----------|-----------|------|------|
| D5         | 90          | —         | —          | PTC16             | DISABLED  |           | PTC16             |           |          |          |           |      |      |
| C4         | 91          | —         | —          | PTC17             | DISABLED  |           | PTC17             |           |          |          |           |      |      |
| B4         | 92          | —         | —          | PTC18             | DISABLED  |           | PTC18             |           |          |          |           |      |      |
| D4         | 93          | C3        | 57         | PTD0              | DISABLED  |           | PTD0              | SPI0_PCS0 |          | TPM0_CH0 |           |      |      |
| D3         | 94          | A4        | 58         | PTD1              | ADC0_SE5b | ADC0_SE5b | PTD1              | SPI0_SCK  |          | TPM0_CH1 |           |      |      |
| C3         | 95          | C2        | 59         | PTD2              | DISABLED  |           | PTD2              | SPI0_MOSI | UART2_RX | TPM0_CH2 | SPI0_MISO |      |      |
| B3         | 96          | B3        | 60         | PTD3              | DISABLED  |           | PTD3              | SPI0_MISO | UART2_TX | TPM0_CH3 | SPI0_MOSI |      |      |
| A3         | 97          | A3        | 61         | PTD4/<br>LLWU_P14 | DISABLED  |           | PTD4/<br>LLWU_P14 | SPI1_PCS0 | UART2_RX | TPM0_CH4 |           |      |      |
| A2         | 98          | C1        | 62         | PTD5              | ADC0_SE6b | ADC0_SE6b | PTD5              | SPI1_SCK  | UART2_TX | TPM0_CH5 |           |      |      |
| B2         | 99          | B2        | 63         | PTD6/<br>LLWU_P15 | ADC0_SE7b | ADC0_SE7b | PTD6/<br>LLWU_P15 | SPI1_MOSI | UART0_RX |          | SPI1_MISO |      |      |
| A1         | 100         | A2        | 64         | PTD7              | DISABLED  |           | PTD7              | SPI1_MISO | UART0_TX |          | SPI1_MOSI |      |      |
| A11        | 86          | C5        | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| —          | 87          | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| —          | 88          | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| —          | 89          | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| J3         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| H3         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| K4         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| L7         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| J9         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| J4         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| H11        | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| F11        | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| A5         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| B5         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| A4         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| B1         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| C2         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| C1         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| D2         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| D1         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |
| E1         | —           | —         | —          | NC                | NC        | NC        |                   |           |          |          |           |      |      |

## 5.2 KL26 pinouts

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see [KL26 Signal Multiplexing and Pin Assignments](#).

|   | 1       | 2                 | 3                 | 4     | 5     | 6     | 7                 | 8                              | 9     | 10    | 11               |   |
|---|---------|-------------------|-------------------|-------|-------|-------|-------------------|--------------------------------|-------|-------|------------------|---|
| A | PTD7    | PTD5              | PTD4/<br>LLWU_P14 | NC    | NC    | PTC13 | PTC8              | PTC4/<br>LLWU_P8               | PTC21 | PTC20 | NC               | A |
| B | NC      | PTD6/<br>LLWU_P15 | PTD3              | PTC18 | NC    | PTC12 | PTC7              | PTC3/<br>LLWU_P7               | PTC0  | PTB16 | PTC22            | B |
| C | NC      | NC                | PTD2              | PTC17 | PTC11 | PTC10 | PTC6/<br>LLWU_P10 | PTC2                           | PTB19 | PTB11 | PTC23            | C |
| D | NC      | NC                | PTD1              | PTD0  | PTC16 | PTC9  | PTC5/<br>LLWU_P9  | PTC1/<br>LLWU_P6/<br>RTC_CLKIN | PTB18 | PTB10 | PTB8             | D |
| E | NC      | PTE2              | PTE1              | PTE0  | VDD   | VDD   | VDD               | PTB23                          | PTB17 | PTB9  | PTB7             | E |
| F | USB0_DP | USB0_DM           | PTE6              | PTE3  | VDDA  | VSSA  | VSS               | PTB22                          | PTB21 | PTB20 | NC               | F |
| G | VOUT33  | VREGIN            | VSS               | PTE5  | VREFH | VREFL | VSS               | PTB3                           | PTB2  | PTB1  | PTB0/<br>LLWU_P5 | G |
| H | PTE16   | PTE17             | NC                | PTA7  | PTE24 | PTE26 | PTE4              | PTA1                           | PTA3  | PTA17 | NC               | H |
| J | PTE18   | PTE19             | NC                | NC    | PTE25 | PTA0  | PTA2              | PTA4                           | NC    | PTA16 | PTA20            | J |
| K | PTE20   | PTE21             | PTA6              | NC    | PTE30 | VDD   | PTA5              | PTA12                          | PTA14 | VSS   | PTA19            | K |
| L | PTE22   | PTE23             | PTE29             | PTE31 | VSS   | VSS   | NC                | PTA13                          | PTA15 | VDD   | PTA18            | L |
|   | 1       | 2                 | 3                 | 4     | 5     | 6     | 7                 | 8                              | 9     | 10    | 11               |   |

**Figure 23. KL26 121-pin BGA pinout diagram**




Figure 24. KL26 100-pin LQFP pinout diagram

## 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 7.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

## 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

**Table 41. Part number fields descriptions**


| Field | Description                 | Values   |
|-------|-----------------------------|--|
| Q     | Qualification status        | <ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>   |
| KL##  | Kinetis family              | <ul style="list-style-type: none"> <li>KL26</li> </ul>   |
| A     | Key attribute               | <ul style="list-style-type: none"> <li>Z = Cortex-M0+</li> </ul>   |
| FFF   | Program flash memory size   | <ul style="list-style-type: none"> <li>128 = 128 KB</li> <li>256 = 256 KB</li> </ul>   |
| R     | Silicon revision            | <ul style="list-style-type: none"> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>  |
| T     | Temperature range (°C)      | <ul style="list-style-type: none"> <li>V = -40 to 105</li> </ul>   |
| PP    | Package identifier          | <ul style="list-style-type: none"> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>MC = 121 MAPBGA (8 mm x 8 mm)</li> </ul> |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"> <li>4 = 48 MHz</li> </ul>   |
| N     | Packaging type              | <ul style="list-style-type: none"> <li>R = Tape and reel</li> </ul>  |

## 7.4 Example

This is an example part number:

MKL26Z256VLH4

# 8.6 Relationship between ratings and operating requirements



# 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip’s ratings.
- During normal operation, don’t exceed any of the chip’s operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

# 8.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.