



Welcome to [E-XFL.COM](#)

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "Embedded - Microcontrollers"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M0+  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 48MHz   |
| Connectivity               | I²C, LINbus, SPI, UART/USART, USB, USB OTG  |
| Peripherals                | Brown-out Detect/Reset, DMA, I²S, LVD, POR, PWM, WDT  |
| Number of I/O              | 80  |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 32K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V  |
| Data Converters            | A/D - 16bit; D/A - 12bit  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-LQFP  |
| Supplier Device Package    | 100-LQFP (14x14)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl26z256vll4">https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl26z256vll4</a> |

### Security and integrity modules

- 80-bit unique identification number per chip

### Ordering Information <sup>1</sup>

| Part Number   | Memory     |           | Maximum number of I/O's |
|---------------|------------|-----------|-------------------------|
|               | Flash (KB) | SRAM (KB) |                         |
| MKL26Z256VLH4 | 256        | 32        | 50                      |
| MKL26Z256VMP4 | 256        | 32        | 50                      |
| MKL26Z128VLL4 | 128        | 16        | 80                      |
| MKL26Z256VLL4 | 256        | 32        | 80                      |
| MKL26Z128VMC4 | 128        | 16        | 84                      |
| MKL26Z256VMC4 | 256        | 32        | 84                      |

1. To confirm current availability of orderable part numbers, go to <http://www.freescale.com> and perform a part number search.

### Related Resources

| Type             | Description  | Resource   |
|------------------|--|--|
| Selector Guide   | The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector. | <a href="#">Solution Advisor</a>   |
| Reference Manual | The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.                 | <a href="#">KL26P121M48SF4RM<sup>1</sup></a>   |
| Data Sheet       | The Data Sheet includes electrical characteristics and signal connections.   | <a href="#">KL26P121M48SF4<sup>1</sup></a>   |
| Chip Errata      | The chip mask set Errata provides additional or corrective information for a particular device mask set.                         | <a href="#">KINETIS_L_xN40H<sup>2</sup></a>  |
| Package drawing  | Package dimensions are provided in package drawings.   | LQFP 64-pin: 98ASS23234W <sup>1</sup><br>MAPBGA 64-pin: 98ASA00420D <sup>1</sup><br>LQFP 100-pin: 98ASS23308W <sup>1</sup><br>MAPBGA 121-pin: 98ASA00344D <sup>1</sup> |

1. To find the associated resource, go to <http://www.freescale.com> and perform a search using this term.
2. To find the associated resource, go to <http://www.freescale.com> and perform a search using this term with the "x" replaced by the revision of the device you are using.

# 1 Ratings

## 1.1 Thermal handling ratings

**Table 1. Thermal handling ratings**

| Symbol    | Description                   | Min. | Max. | Unit | Notes             |
|-----------|-------------------------------|------|------|------|-------------------|
| $T_{STG}$ | Storage temperature           | -55  | 150  | °C   | <a href="#">1</a> |
| $T_{SDR}$ | Solder temperature, lead-free | —    | 260  | °C   | <a href="#">2</a> |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.2 Moisture handling ratings

**Table 2. Moisture handling ratings**

| Symbol | Description                | Min. | Max. | Unit | Notes             |
|--------|----------------------------|------|------|------|-------------------|
| MSL    | Moisture sensitivity level | —    | 3    | —    | <a href="#">1</a> |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.3 ESD handling ratings

**Table 3. ESD handling ratings**

| Symbol    | Description   | Min.  | Max.  | Unit | Notes             |
|-----------|---|-------|-------|------|-------------------|
| $V_{HBM}$ | Electrostatic discharge voltage, human body model     | -2000 | +2000 | V    | <a href="#">1</a> |
| $V_{CDM}$ | Electrostatic discharge voltage, charged-device model | -500  | +500  | V    | <a href="#">2</a> |
| $I_{LAT}$ | Latch-up current at ambient temperature of 105 °C     | -100  | +100  | mA   | <a href="#">3</a> |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

## 1.4 Voltage and current operating ratings


**Table 4. Voltage and current operating ratings**

| Symbol        | Description   | Min.           | Max.           | Unit |
|---------------|---|----------------|----------------|------|
| $V_{DD}$      | Digital supply voltage  | -0.3           | 3.8            | V    |
| $I_{DD}$      | Digital supply current  | —              | 120            | mA   |
| $V_{IO}$      | IO pin input voltage  | -0.3           | $V_{DD} + 0.3$ | V    |
| $I_D$         | Instantaneous maximum current single pin limit (applies to all port pins) | -25            | 25             | mA   |
| $V_{DDA}$     | Analog supply voltage   | $V_{DD} - 0.3$ | $V_{DD} + 0.3$ | V    |
| $V_{USB\_DP}$ | USB_DP input voltage  | -0.3           | 3.63           | V    |
| $V_{USB\_DM}$ | USB_DM input voltage  | -0.3           | 3.63           | V    |
| $V_{REGIN}$   | USB regulator input   | -0.3           | 6.0            | V    |

## 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is  $V_{IL} + (V_{IH} - V_{IL}) / 2$

**Figure 2. Input signal measurement reference**

All digital I/O switching characteristics, unless otherwise specified, assume the output pins have the following characteristics.

- $C_L=30\text{ pF}$  loads
- Slew rate disabled
- Normal drive strength

**Table 6. V<sub>DD</sub> supply LVD and POR operating requirements (continued)**

| Symbol             | Description   | Min. | Typ. | Max. | Unit | Notes |
|--------------------|---|------|------|------|------|-------|
| V <sub>LVDH</sub>  | Falling low-voltage detect threshold — high range (LVDV = 01) | 2.48 | 2.56 | 2.64 | V    | —     |
| V <sub>LVW1H</sub> | Low-voltage warning thresholds — high range                   |      |      |      |      | 1     |
| V <sub>LVW2H</sub> | • Level 1 falling (LVWV = 00)                                 | 2.62 | 2.70 | 2.78 | V    |       |
| V <sub>LVW3H</sub> | • Level 2 falling (LVWV = 01)                                 | 2.72 | 2.80 | 2.88 | V    |       |
| V <sub>LVW4H</sub> | • Level 3 falling (LVWV = 10)                                 | 2.82 | 2.90 | 2.98 | V    |       |
| V <sub>LVW4H</sub> | • Level 4 falling (LVWV = 11)                                 | 2.92 | 3.00 | 3.08 | V    |       |
| V <sub>HYSH</sub>  | Low-voltage inhibit reset/recover hysteresis — high range     | —    | ±60  | —    | mV   | —     |
| V <sub>LVDL</sub>  | Falling low-voltage detect threshold — low range (LVDV=00)    | 1.54 | 1.60 | 1.66 | V    | —     |
| V <sub>LVW1L</sub> | Low-voltage warning thresholds — low range                    |      |      |      |      | 1     |
| V <sub>LVW2L</sub> | • Level 1 falling (LVWV = 00)                                 | 1.74 | 1.80 | 1.86 | V    |       |
| V <sub>LVW3L</sub> | • Level 2 falling (LVWV = 01)                                 | 1.84 | 1.90 | 1.96 | V    |       |
| V <sub>LVW4L</sub> | • Level 3 falling (LVWV = 10)                                 | 1.94 | 2.00 | 2.06 | V    |       |
| V <sub>LVW4L</sub> | • Level 4 falling (LVWV = 11)                                 | 2.04 | 2.10 | 2.16 | V    |       |
| V <sub>HYSL</sub>  | Low-voltage inhibit reset/recover hysteresis — low range      | —    | ±40  | —    | mV   | —     |
| V <sub>BG</sub>    | Bandgap voltage reference                                     | 0.97 | 1.00 | 1.03 | V    | —     |
| t <sub>LPO</sub>   | Internal low power oscillator period — factory trimmed        | 900  | 1000 | 1100 | μs   | —     |

1. Rising thresholds are falling threshold + hysteresis voltage

## 2.2.3 Voltage and current operating behaviors

**Table 7. Voltage and current operating behaviors**

| Symbol           | Description   | Min.                  | Max. | Unit | Notes |
|------------------|---|-----------------------|------|------|-------|
| V <sub>OH</sub>  | Output high voltage — Normal drive pad (except RESET_b)       |                       |      |      | 1, 2  |
|                  | • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -5 mA    | V <sub>DD</sub> – 0.5 | —    | V    |       |
|                  | • 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -2.5 mA | V <sub>DD</sub> – 0.5 | —    | V    |       |
| V <sub>OH</sub>  | Output high voltage — High drive pad (except RESET_b)         |                       |      |      | 1, 2  |
|                  | • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -20 mA   | V <sub>DD</sub> – 0.5 | —    | V    |       |
|                  | • 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -10 mA  | V <sub>DD</sub> – 0.5 | —    | V    |       |
| I <sub>OHT</sub> | Output high current total for all ports                       | —                     | 100  | mA   |       |

Table continues on the next page...


**Table 10. Low power mode peripheral adders — typical value (continued)**

| Symbol           | Description  | Temperature (°C) |     |     |     |     |     | Unit |
|------------------|--|------------------|-----|-----|-----|-----|-----|------|
|                  |  | -40              | 25  | 50  | 70  | 85  | 105 |      |
| I <sub>BG</sub>  | Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.   | 45               | 45  | 45  | 45  | 45  | 45  | µA   |
| I <sub>ADC</sub> | ADC peripheral adder combining the measured values at V <sub>DD</sub> and V <sub>DDA</sub> by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions. | 366              | 366 | 366 | 366 | 366 | 366 | µA   |

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode, and BLPE for VLPR mode
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA



**Figure 4. VLPR mode current vs. core frequency**

## 2.2.6 EMC radiated emissions operating behaviors

**Table 11. EMC radiated emissions operating behaviors**

| Symbol        | Description                        | Frequency band (MHz) | Typ. | Unit                   | Notes |
|---------------|------------------------------------|----------------------|------|------------------------|-------|
| $V_{RE1}$     | Radiated emissions voltage, band 1 | 0.15–50              | 12   | $\text{dB}\mu\text{V}$ | 1,2   |
| $V_{RE2}$     | Radiated emissions voltage, band 2 | 50–150               | 8    | $\text{dB}\mu\text{V}$ |       |
| $V_{RE3}$     | Radiated emissions voltage, band 3 | 150–500              | 7    | $\text{dB}\mu\text{V}$ |       |
| $V_{RE4}$     | Radiated emissions voltage, band 4 | 500–1000             | 4    | $\text{dB}\mu\text{V}$ |       |
| $V_{RE\_IEC}$ | IEC level                          | 0.15–1000            | M    | —                      | 2,3   |

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ ,  $f_{OSC} = 8 \text{ MHz}$  (crystal),  $f_{SYS} = 48 \text{ MHz}$ ,  $f_{BUS} = 24 \text{ MHz}$
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method*

## 2.4.2 Thermal attributes


**Table 16. Thermal attributes**

| Board type        | Symbol            | Description   | 121<br>MAPBG<br>A | 100<br>LQFP | 64<br>LQFP | 64<br>MAPBG<br>A | Unit | Notes             |
|-------------------|-------------------|---|-------------------|-------------|------------|------------------|------|-------------------|
| Single-layer (1S) | R <sub>θJA</sub>  | Thermal resistance, junction to ambient (natural convection)                                    | 94                | 64          | 69         | 49.8             | °C/W | <a href="#">1</a> |
| Four-layer (2s2p) | R <sub>θJA</sub>  | Thermal resistance, junction to ambient (natural convection)                                    | 57                | 51          | 51         | 42.3             | °C/W |                   |
| Single-layer (1S) | R <sub>θJMA</sub> | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 81                | 54          | 58         | 40.9             | °C/W |                   |
| Four-layer (2s2p) | R <sub>θJMA</sub> | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 53                | 45          | 44         | 37.7             | °C/W |                   |
| —                 | R <sub>θJB</sub>  | Thermal resistance, junction to board   | 40                | 37          | 33         | 39.2             | °C/W | <a href="#">2</a> |
| —                 | R <sub>θJC</sub>  | Thermal resistance, junction to case  | 30                | 19          | 19         | 50.3             | °C/W | <a href="#">3</a> |
| —                 | Ψ <sub>JT</sub>   | Thermal characterization parameter, junction to package top outside center (natural convection) | 8                 | 4           | 4          | 2.2              | °C/W | <a href="#">4</a> |

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 3 Peripheral operating requirements and behaviors

### 3.1 Core modules

**Figure 6. Serial wire data timing**

## 3.2 System modules

There are no specifications necessary for the device's system modules.

## 3.3 Clock modules

### 3.3.1 MCG specifications

**Table 18. MCG specifications**

| Symbol                   | Description  | Min.  | Typ.   | Max.    | Unit        | Notes |
|--------------------------|--|-------|--------|---------|-------------|-------|
| $f_{ints\_ft}$           | Internal reference frequency (slow clock) — factory trimmed at nominal $V_{DD}$ and 25 °C                              | —     | 32.768 | —       | kHz         |       |
| $f_{ints\_t}$            | Internal reference frequency (slow clock) — user trimmed   | 31.25 | —      | 39.0625 | kHz         |       |
| $\Delta f_{dco\_res\_t}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using C3[SCTRIM] and C4[SCFTRIM] | —     | ± 0.3  | ± 0.6   | % $f_{dco}$ | 1     |

Table continues on the next page...

**Table 19. Oscillator DC electrical specifications (continued)**

| <b>Symbol</b>                | <b>Description</b>  | <b>Min.</b> | <b>Typ.</b>     | <b>Max.</b> | <b>Unit</b> | <b>Notes</b>    |
|------------------------------|---|-------------|-----------------|-------------|-------------|-----------------|
|                              | <ul style="list-style-type: none"> <li>• 24 MHz</li> <li>• 32 MHz</li> </ul>  | —           | 1.5             | —           | mA          |                 |
| I <sub>DDOSC</sub>           | Supply current — high gain mode (HGO=1) <ul style="list-style-type: none"> <li>• 32 kHz</li> <li>• 4 MHz</li> <li>• 8 MHz (RANGE=01)</li> <li>• 16 MHz</li> <li>• 24 MHz</li> <li>• 32 MHz</li> </ul> | —           | 25              | —           | µA          | <sup>1</sup>    |
| C <sub>x</sub>               | EXTAL load capacitance  | —           | —               | —           |             | <sup>2, 3</sup> |
| C <sub>y</sub>               | XTAL load capacitance   | —           | —               | —           |             | <sup>2, 3</sup> |
| R <sub>F</sub>               | Feedback resistor — low-frequency, low-power mode (HGO=0)   | —           | —               | —           | MΩ          | <sup>2, 4</sup> |
|                              | Feedback resistor — low-frequency, high-gain mode (HGO=1)   | —           | 10              | —           | MΩ          |                 |
|                              | Feedback resistor — high-frequency, low-power mode (HGO=0)  | —           | —               | —           | MΩ          |                 |
|                              | Feedback resistor — high-frequency, high-gain mode (HGO=1)  | —           | 1               | —           | MΩ          |                 |
| R <sub>S</sub>               | Series resistor — low-frequency, low-power mode (HGO=0)   | —           | —               | —           | kΩ          |                 |
|                              | Series resistor — low-frequency, high-gain mode (HGO=1)   | —           | 200             | —           | kΩ          |                 |
|                              | Series resistor — high-frequency, low-power mode (HGO=0)  | —           | —               | —           | kΩ          |                 |
|                              | Series resistor — high-frequency, high-gain mode (HGO=1)  | —           | 0               | —           | kΩ          |                 |
| V <sub>pp</sub> <sup>5</sup> | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)   | —           | 0.6             | —           | V           |                 |
|                              | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)   | —           | V <sub>DD</sub> | —           | V           |                 |
|                              | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)  | —           | 0.6             | —           | V           |                 |
|                              | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)  | —           | V <sub>DD</sub> | —           | V           |                 |

1. V<sub>DD</sub>=3.3 V, Temperature =25 °C

2. See crystal or resonator manufacturer's recommendation

### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 21. NVM program/erase timing specifications**

| Symbol             | Description                              | Min. | Typ. | Max. | Unit | Notes |
|--------------------|--|------|------|------|------|-------|
| $t_{hvpgm4}$       | Longword Program high-voltage time       | —    | 7.5  | 18   | μs   | —     |
| $t_{hversscr}$     | Sector Erase high-voltage time           | —    | 13   | 113  | ms   | 1     |
| $t_{hversblk128k}$ | Erase Block high-voltage time for 128 KB | —    | 52   | 452  | ms   | 1     |
| $t_{hversall}$     | Erase All high-voltage time              | —    | 52   | 452  | ms   | 1     |

1. Maximum time based on expectations at cycling end-of-life.

### 3.4.1.2 Flash timing specifications — commands

**Table 22. Flash command timing specifications**

| Symbol           | Description  | Min. | Typ. | Max. | Unit | Notes |
|------------------|--|------|------|------|------|-------|
| $t_{rd1blk128k}$ | Read 1s Block execution time<br>• 128 KB program flash     | —    | —    | 1.7  | ms   | —     |
| $t_{rd1sec1k}$   | Read 1s Section execution time (flash sector)              | —    | —    | 60   | μs   | 1     |
| $t_{pgmchk}$     | Program Check execution time                               | —    | —    | 45   | μs   | 1     |
| $t_{rdrsrc}$     | Read Resource execution time                               | —    | —    | 30   | μs   | 1     |
| $t_{pgm4}$       | Program Longword execution time                            | —    | 65   | 145  | μs   | —     |
| $t_{ersblk128k}$ | Erase Flash Block execution time<br>• 128 KB program flash | —    | 88   | 600  | ms   | 2     |
| $t_{ersscr}$     | Erase Flash Sector execution time                          | —    | 14   | 114  | ms   | 2     |
| $t_{rd1all}$     | Read 1s All Blocks execution time                          | —    | —    | 1.8  | ms   | —     |
| $t_{rdonce}$     | Read Once execution time                                   | —    | —    | 25   | μs   | 1     |
| $t_{pgmonce}$    | Program Once execution time                                | —    | 65   | —    | μs   | —     |
| $t_{ersall}$     | Erase All Blocks execution time                            | —    | 175  | 1300 | ms   | 2     |
| $t_{vfykey}$     | Verify Backdoor Access Key execution time                  | —    | —    | 30   | μs   | 1     |

1. Assumes 25 MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.

### 3.6.1.1 16-bit ADC operating conditions

Table 25. 16-bit ADC operating conditions

| Symbol           | Description                         | Conditions  | Min.       | Typ. <sup>1</sup> | Max.               | Unit | Notes |
|------------------|-------------------------------------|---|------------|-------------------|--------------------|------|-------|
| $V_{DDA}$        | Supply voltage                      | Absolute  | 1.71       | —                 | 3.6                | V    | —     |
| $\Delta V_{DDA}$ | Supply voltage                      | Delta to $V_{DD}$ ( $V_{DD} - V_{DDA}$ )  | -100       | 0                 | +100               | mV   | 2     |
| $\Delta V_{SSA}$ | Ground voltage                      | Delta to $V_{SS}$ ( $V_{SS} - V_{SSA}$ )  | -100       | 0                 | +100               | mV   | 2     |
| $V_{REFH}$       | ADC reference voltage high          |   | 1.13       | $V_{DDA}$         | $V_{DDA}$          | V    |       |
| $V_{REFL}$       | ADC reference voltage low           |   | $V_{SSA}$  | $V_{SSA}$         | $V_{SSA}$          | V    |       |
| $V_{ADIN}$       | Input voltage                       | <ul style="list-style-type: none"> <li>• 16-bit differential mode</li> <li>• All other modes</li> </ul>   | $V_{REFL}$ | —                 | 31/32 * $V_{REFH}$ | V    | —     |
| $V_{REFL}$       |                                     |   | $V_{REFL}$ | —                 | $V_{REFH}$         |      |       |
| $C_{ADIN}$       | Input capacitance                   | <ul style="list-style-type: none"> <li>• 16-bit mode</li> <li>• 8-bit / 10-bit / 12-bit modes</li> </ul>  | —          | 8                 | 10                 | pF   | —     |
| —                | —                                   | —   | —          | 4                 | 5                  |      |       |
| $R_{ADIN}$       | Input series resistance             |   | —          | 2                 | 5                  | kΩ   | —     |
| $R_{AS}$         | Analog source resistance (external) | 13-bit / 12-bit modes<br>$f_{ADCK} < 4$ MHz   | —          | —                 | 5                  | kΩ   | 3     |
| $f_{ADCK}$       | ADC conversion clock frequency      | ≤ 13-bit mode   | 1.0        | —                 | 18.0               | MHz  | 4     |
| $f_{ADCK}$       | ADC conversion clock frequency      | 16-bit mode   | 2.0        | —                 | 12.0               | MHz  | 4     |
| $C_{rate}$       | ADC conversion rate                 | ≤ 13-bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 20.000     | —                 | 818.330            | Ksps | 5     |
| $C_{rate}$       | ADC conversion rate                 | 16-bit mode<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time    | 37.037     | —                 | 461.467            | Ksps | 5     |

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).




Figure 11. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)


### 3.6.3 12-bit DAC electrical characteristics

#### 3.6.3.1 12-bit DAC operating requirements

Table 28. 12-bit DAC operating requirements

| Symbol     | Description             | Min. | Max. | Unit | Notes |
|------------|-------------------------|------|------|------|-------|
| $V_{DDA}$  | Supply voltage          | 1.71 | 3.6  | V    |       |
| $V_{DACP}$ | Reference voltage       | 1.13 | 3.6  | V    | 1     |
| $C_L$      | Output load capacitance | —    | 100  | pF   | 2     |
| $I_L$      | Output load current     | —    | 1    | mA   |       |

1. The DAC reference can be selected to be  $V_{DDA}$  or  $V_{REFH}$ .
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.



NOTE: Not defined

Figure 17. SPI slave mode timing (CPHA = 1)

### 3.8.4 Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing

Table 35. I<sup>2</sup>C timing

| Characteristic  | Symbol                | Standard Mode    |                   | Fast Mode                           |                  | Unit |
|---|-----------------------|------------------|-------------------|-------------------------------------|------------------|------|
|   |                       | Minimum          | Maximum           | Minimum                             | Maximum          |      |
| SCL Clock Frequency   | f <sub>SCL</sub>      | 0                | 100               | 0                                   | 400 <sup>1</sup> | kHz  |
| Hold time (repeated) START condition.<br>After this period, the first clock pulse is generated. | t <sub>HD</sub> ; STA | 4                | —                 | 0.6                                 | —                | μs   |
| LOW period of the SCL clock   | t <sub>LOW</sub>      | 4.7              | —                 | 1.3                                 | —                | μs   |
| HIGH period of the SCL clock  | t <sub>HIGH</sub>     | 4                | —                 | 0.6                                 | —                | μs   |
| Set-up time for a repeated START condition  | t <sub>SU</sub> ; STA | 4.7              | —                 | 0.6                                 | —                | μs   |
| Data hold time for I <sup>2</sup> C bus devices   | t <sub>HD</sub> ; DAT | 0 <sup>2</sup>   | 3.45 <sup>3</sup> | 0 <sup>4</sup>                      | 0.9 <sup>2</sup> | μs   |
| Data set-up time  | t <sub>SU</sub> ; DAT | 250 <sup>5</sup> | —                 | 100 <sup>3, 6</sup>                 | —                | ns   |
| Rise time of SDA and SCL signals  | t <sub>r</sub>        | —                | 1000              | 20 + 0.1C <sub>b</sub> <sup>7</sup> | 300              | ns   |
| Fall time of SDA and SCL signals  | t <sub>f</sub>        | —                | 300               | 20 + 0.1C <sub>b</sub> <sup>6</sup> | 300              | ns   |
| Set-up time for STOP condition  | t <sub>SU</sub> ; STO | 4                | —                 | 0.6                                 | —                | μs   |
| Bus free time between STOP and START condition  | t <sub>BUF</sub>      | 4.7              | —                 | 1.3                                 | —                | μs   |
| Pulse width of spikes that must be suppressed by the input filter                               | t <sub>SP</sub>       | N/A              | N/A               | 0                                   | 50               | ns   |

1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only be achieved when using the High drive pins (see [Voltage and current operating behaviors](#)) or when using the Normal drive pins and VDD ≥ 2.7 V


| 121<br>BGA | 100<br>LQFP | 64<br>BGA | 64<br>LQFP | Pin Name | Default                             | ALT0                                | ALT1  | ALT2      | ALT3     | ALT4       | ALT5             | ALT6        | ALT7 |
|------------|-------------|-----------|------------|----------|-------------------------------------|-------------------------------------|-------|-----------|----------|------------|------------------|-------------|------|
| E4         | 1           | A1        | 1          | PTE0     | DISABLED                            |                                     | PTE0  | SPI1_MISO | UART1_TX | RTC_CLKOUT | CMP0_OUT         | I2C1_SDA    |      |
| E3         | 2           | B1        | 2          | PTE1     | DISABLED                            |                                     | PTE1  | SPI1_MOSI | UART1_RX |            | SPI1_MISO        | I2C1_SCL    |      |
| E2         | 3           | —         | —          | PTE2     | DISABLED                            |                                     | PTE2  | SPI1_SCK  |          |            |                  |             |      |
| F4         | 4           | —         | —          | PTE3     | DISABLED                            |                                     | PTE3  | SPI1_MISO |          |            | SPI1_MOSI        |             |      |
| H7         | 5           | —         | —          | PTE4     | DISABLED                            |                                     | PTE4  | SPI1_PCS0 |          |            |                  |             |      |
| G4         | 6           | —         | —          | PTE5     | DISABLED                            |                                     | PTE5  |           |          |            |                  |             |      |
| F3         | 7           | —         | —          | PTE6     | DISABLED                            |                                     | PTE6  |           |          | I2S0_MCLK  | audioUSB_SOF_OUT |             |      |
| E6         | 8           | —         | 3          | VDD      | VDD                                 | VDD                                 |       |           |          |            |                  |             |      |
| G7         | 9           | C4        | 4          | VSS      | VSS                                 | VSS                                 |       |           |          |            |                  |             |      |
| L6         | —           | —         | —          | VSS      | VSS                                 | VSS                                 |       |           |          |            |                  |             |      |
| F1         | 10          | E1        | 5          | USBO_DP  | USBO_DP                             | USBO_DP                             |       |           |          |            |                  |             |      |
| F2         | 11          | D1        | 6          | USBO_DM  | USBO_DM                             | USBO_DM                             |       |           |          |            |                  |             |      |
| G1         | 12          | E2        | 7          | VOUT33   | VOUT33                              | VOUT33                              |       |           |          |            |                  |             |      |
| G2         | 13          | D2        | 8          | VREGIN   | VREGIN                              | VREGIN                              |       |           |          |            |                  |             |      |
| H1         | 14          | —         | —          | PTE16    | ADC0_DP1/<br>ADC0_SE1               | ADC0_DP1/<br>ADC0_SE1               | PTE16 | SPI0_PCS0 | UART2_TX | TPM_CLKIN0 |                  |             |      |
| H2         | 15          | —         | —          | PTE17    | ADC0_DM1/<br>ADC0_SE5a              | ADC0_DM1/<br>ADC0_SE5a              | PTE17 | SPI0_SCK  | UART2_RX | TPM_CLKIN1 |                  | LPTMR0_ALT3 |      |
| J1         | 16          | —         | —          | PTE18    | ADC0_DP2/<br>ADC0_SE2               | ADC0_DP2/<br>ADC0_SE2               | PTE18 | SPI0_MOSI |          | I2C0_SDA   | SPI0_MISO        |             |      |
| J2         | 17          | —         | —          | PTE19    | ADC0_DM2/<br>ADC0_SE6a              | ADC0_DM2/<br>ADC0_SE6a              | PTE19 | SPI0_MISO |          | I2C0_SCL   | SPI0_MOSI        |             |      |
| K1         | 18          | G1        | 9          | PTE20    | ADC0_DP0/<br>ADC0_SE0               | ADC0_DP0/<br>ADC0_SE0               | PTE20 |           | TPM1_CH0 | UART0_TX   |                  |             |      |
| K2         | 19          | F1        | 10         | PTE21    | ADC0_DM0/<br>ADC0_SE4a              | ADC0_DM0/<br>ADC0_SE4a              | PTE21 |           | TPM1_CH1 | UART0_RX   |                  |             |      |
| L1         | 20          | G2        | 11         | PTE22    | ADC0_DP3/<br>ADC0_SE3               | ADC0_DP3/<br>ADC0_SE3               | PTE22 |           | TPM2_CH0 | UART2_TX   |                  |             |      |
| L2         | 21          | F2        | 12         | PTE23    | ADC0_DM3/<br>ADC0_SE7a              | ADC0_DM3/<br>ADC0_SE7a              | PTE23 |           | TPM2_CH1 | UART2_RX   |                  |             |      |
| F5         | 22          | F4        | 13         | VDDA     | VDDA                                | VDDA                                |       |           |          |            |                  |             |      |
| G5         | 23          | G4        | 14         | VREFH    | VREFH                               | VREFH                               |       |           |          |            |                  |             |      |
| G6         | 24          | G3        | 15         | VREFL    | VREFL                               | VREFL                               |       |           |          |            |                  |             |      |
| F6         | 25          | F3        | 16         | VSSA     | VSSA                                | VSSA                                |       |           |          |            |                  |             |      |
| L3         | 26          | H1        | 17         | PTE29    | CMP0_IN5/<br>ADC0_SE4b              | CMP0_IN5/<br>ADC0_SE4b              | PTE29 |           | TPM0_CH2 | TPM_CLKIN0 |                  |             |      |
| K5         | 27          | H2        | 18         | PTE30    | DAC0_OUT/<br>ADC0_SE23/<br>CMP0_IN4 | DAC0_OUT/<br>ADC0_SE23/<br>CMP0_IN4 | PTE30 |           | TPM0_CH3 | TPM_CLKIN1 |                  |             |      |
| L4         | 28          | H3        | 19         | PTE31    | DISABLED                            |                                     | PTE31 |           | TPM0_CH4 |            |                  |             |      |
| L5         | 29          | —         | —          | VSS      | VSS                                 | VSS                                 |       |           |          |            |                  |             |      |

**Pinout**

| 121<br>BGA | 100<br>LQFP | 64<br>BGA | 64<br>LQFP | Pin Name         | Default                | ALT0                   | ALT1             | ALT2      | ALT3     | ALT4       | ALT5      | ALT6       | ALT7         |
|------------|-------------|-----------|------------|------------------|------------------------|------------------------|------------------|-----------|----------|------------|-----------|------------|--------------|
| K6         | 30          | —         | —          | VDD              | VDD                    | VDD                    |                  |           |          |            |           |            |              |
| H5         | 31          | H4        | 20         | PTE24            | DISABLED               |                        | PTE24            |           | TPM0_CH0 |            | I2C0_SCL  |            |              |
| J5         | 32          | H5        | 21         | PTE25            | DISABLED               |                        | PTE25            |           | TPM0_CH1 |            | I2C0_SDA  |            |              |
| H6         | 33          | —         | —          | PTE26            | DISABLED               |                        | PTE26            |           | TPM0_CH5 |            |           | RTC_CLKOUT | USB_CLKIN    |
| J6         | 34          | D3        | 22         | PTA0             | SWD_CLK                | TSI0_CH1               | PTA0             |           | TPM0_CH5 |            |           |            | SWD_CLK      |
| H8         | 35          | D4        | 23         | PTA1             | DISABLED               | TSI0_CH2               | PTA1             | UART0_RX  | TPM2_CH0 |            |           |            |              |
| J7         | 36          | E5        | 24         | PTA2             | DISABLED               | TSI0_CH3               | PTA2             | UART0_TX  | TPM2_CH1 |            |           |            |              |
| H9         | 37          | D5        | 25         | PTA3             | SWD_DIO                | TSI0_CH4               | PTA3             | I2C1_SCL  | TPM0_CH0 |            |           |            | SWD_DIO      |
| J8         | 38          | G5        | 26         | PTA4             | NMI_b                  | TSI0_CH5               | PTA4             | I2C1_SDA  | TPM0_CH1 |            |           |            | NMI_b        |
| K7         | 39          | F5        | 27         | PTA5             | DISABLED               |                        | PTA5             | USB_CLKIN | TPM0_CH2 |            |           |            | I2S0_TX_BCLK |
| E5         | —           | —         | —          | VDD              | VDD                    | VDD                    |                  |           |          |            |           |            |              |
| G3         | —           | —         | —          | VSS              | VSS                    | VSS                    |                  |           |          |            |           |            |              |
| K3         | 40          | —         | —          | PTA6             | DISABLED               |                        | PTA6             |           | TPM0_CH3 |            |           |            |              |
| H4         | 41          | —         | —          | PTA7             | DISABLED               |                        | PTA7             |           | TPM0_CH4 |            |           |            |              |
| K8         | 42          | H6        | 28         | PTA12            | DISABLED               |                        | PTA12            |           | TPM1_CH0 |            |           |            | I2S0_TXD0    |
| L8         | 43          | G6        | 29         | PTA13            | DISABLED               |                        | PTA13            |           | TPM1_CH1 |            |           |            | I2S0_TX_FS   |
| K9         | 44          | —         | —          | PTA14            | DISABLED               |                        | PTA14            | SPI0_PCS0 | UART0_TX |            |           |            | I2S0_RX_BCLK |
| L9         | 45          | —         | —          | PTA15            | DISABLED               |                        | PTA15            | SPI0_SCK  | UART0_RX |            |           |            | I2S0_RXD0    |
| J10        | 46          | —         | —          | PTA16            | DISABLED               |                        | PTA16            | SPI0_MOSI |          |            | SPI0_MISO | I2S0_RX_FS | I2S0_RXD0    |
| H10        | 47          | —         | —          | PTA17            | DISABLED               |                        | PTA17            | SPI0_MISO |          |            | SPI0_MOSI | I2S0_MCLK  |              |
| L10        | 48          | G7        | 30         | VDD              | VDD                    | VDD                    |                  |           |          |            |           |            |              |
| K10        | 49          | H7        | 31         | VSS              | VSS                    | VSS                    |                  |           |          |            |           |            |              |
| L11        | 50          | H8        | 32         | PTA18            | EXTAL0                 | EXTAL0                 | PTA18            |           | UART1_RX | TPM_CLKIN0 |           |            |              |
| K11        | 51          | G8        | 33         | PTA19            | XTAL0                  | XTAL0                  | PTA19            |           | UART1_TX | TPM_CLKIN1 |           |            | LPTMR0_ALT1  |
| J11        | 52          | F8        | 34         | PTA20            | RESET_b                |                        | PTA20            |           |          |            |           |            | RESET_b      |
| G11        | 53          | F7        | 35         | PTB0/<br>LLWU_P5 | ADC0_SE8/<br>TSI0_CH0  | ADC0_SE8/<br>TSI0_CH0  | PTB0/<br>LLWU_P5 | I2C0_SCL  | TPM1_CH0 |            |           |            |              |
| G10        | 54          | F6        | 36         | PTB1             | ADC0_SE9/<br>TSI0_CH6  | ADC0_SE9/<br>TSI0_CH6  | PTB1             | I2C0_SDA  | TPM1_CH1 |            |           |            |              |
| G9         | 55          | E7        | 37         | PTB2             | ADC0_SE12/<br>TSI0_CH7 | ADC0_SE12/<br>TSI0_CH7 | PTB2             | I2C0_SCL  | TPM2_CH0 |            |           |            |              |
| G8         | 56          | E8        | 38         | PTB3             | ADC0_SE13/<br>TSI0_CH8 | ADC0_SE13/<br>TSI0_CH8 | PTB3             | I2C0_SDA  | TPM2_CH1 |            |           |            |              |
| E11        | 57          | —         | —          | PTB7             | DISABLED               |                        | PTB7             |           |          |            |           |            |              |
| D11        | 58          | —         | —          | PTB8             | DISABLED               |                        | PTB8             | SPI1_PCS0 | EXTRG_IN |            |           |            |              |
| E10        | 59          | —         | —          | PTB9             | DISABLED               |                        | PTB9             | SPI1_SCK  |          |            |           |            |              |
| D10        | 60          | —         | —          | PTB10            | DISABLED               |                        | PTB10            | SPI1_PCS0 |          |            |           |            |              |

|   | 1       | 2                 | 3                 | 4     | 5     | 6     | 7                 | 8                              | 9     | 10    | 11               |   |
|---|---------|-------------------|-------------------|-------|-------|-------|-------------------|--------------------------------|-------|-------|------------------|---|
| A | PTD7    | PTD5              | PTD4/<br>LLWU_P14 | NC    | NC    | PTC13 | PTC8              | PTC4/<br>LLWU_P8               | PTC21 | PTC20 | NC               | A |
| B | NC      | PTD6/<br>LLWU_P15 | PTD3              | PTC18 | NC    | PTC12 | PTC7              | PTC3/<br>LLWU_P7               | PTC0  | PTB16 | PTC22            | B |
| C | NC      | NC                | PTD2              | PTC17 | PTC11 | PTC10 | PTC6/<br>LLWU_P10 | PTC2                           | PTB19 | PTB11 | PTC23            | C |
| D | NC      | NC                | PTD1              | PTD0  | PTC16 | PTC9  | PTC5/<br>LLWU_P9  | PTC1/<br>LLWU_P6/<br>RTC_CLKIN | PTB18 | PTB10 | PTB8             | D |
| E | NC      | PTE2              | PTE1              | PTE0  | VDD   | VDD   | VDD               | PTB23                          | PTB17 | PTB9  | PTB7             | E |
| F | USB0_DP | USB0_DM           | PTE6              | PTE3  | VDDA  | VSSA  | VSS               | PTB22                          | PTB21 | PTB20 | NC               | F |
| G | VOUT33  | VREGIN            | VSS               | PTE5  | VREFH | VREFL | VSS               | PTB3                           | PTB2  | PTB1  | PTB0/<br>LLWU_P5 | G |
| H | PTE16   | PTE17             | NC                | PTA7  | PTE24 | PTE26 | PTE4              | PTA1                           | PTA3  | PTA17 | NC               | H |
| J | PTE18   | PTE19             | NC                | NC    | PTE25 | PTA0  | PTA2              | PTA4                           | NC    | PTA16 | PTA20            | J |
| K | PTE20   | PTE21             | PTA6              | NC    | PTE30 | VDD   | PTA5              | PTA12                          | PTA14 | VSS   | PTA19            | K |
| L | PTE22   | PTE23             | PTE29             | PTE31 | VSS   | VSS   | NC                | PTA13                          | PTA15 | VDD   | PTA18            | L |
|   | 1       | 2                 | 3                 | 4     | 5     | 6     | 7                 | 8                              | 9     | 10    | 11               |   |

Figure 23. KL26 121-pin BGA pinout diagram



**Figure 24. KL26 100-pin LQFP pinout diagram**

## 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 7.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

## 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

**Table 41. Part number fields descriptions**

| Field | Description                 | Values   |
|-------|-----------------------------|--|
| Q     | Qualification status        | <ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>   |
| KL##  | Kinetis family              | • KL26   |
| A     | Key attribute               | • Z = Cortex-M0+   |
| FFF   | Program flash memory size   | <ul style="list-style-type: none"> <li>128 = 128 KB</li> <li>256 = 256 KB</li> </ul>   |
| R     | Silicon revision            | <ul style="list-style-type: none"> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>  |
| T     | Temperature range (°C)      | • V = -40 to 105   |
| PP    | Package identifier          | <ul style="list-style-type: none"> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>MC = 121 MAPBGA (8 mm x 8 mm)</li> </ul> |
| CC    | Maximum CPU frequency (MHz) | • 4 = 48 MHz   |
| N     | Packaging type              | • R = Tape and reel  |

## 7.4 Example

This is an example part number:

MKL26Z256VLH4

## 8.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

### 8.4.1 Example


This is an example of an operating rating:

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | -0.3 | 1.2  | V    |

## 8.5 Result of exceeding a rating



## 8.6 Relationship between ratings and operating requirements



## 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 8.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.