



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	XCore
Core Size	32-Bit 12-Core
Speed	2000MIPS
Connectivity	USB
Peripherals	-
Number of I/O	104
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	0.95V ~ 3.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	236-LFBGA
Supplier Device Package	236-FBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/xmos/xu212-512-fb236-i20

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Table of Contents**

1	xCORE Multicore Microcontrollers	2
2	XU212-512-FB236 Features	4
3	Pin Configuration	5
4	Signal Description	6
5	Example Application Diagram	1
6	Product Overview	2
7	PLL	5
8	Boot Procedure	6
9	Memory	9
10	USB PHÝ	0
11	TAG	2
12	Board Integration	3
13	DC and Switching Characteristics	8
14	Package Information 3	2
15	Ordering Information	3
App	endices	4
A	Configuration of the XU212-512-FB236	4
В	Processor Status Configuration	7
Ċ	Tile Configuration	.8
D	Node Configuration	6
E	USB Node Configuration 6	4
F	USB PHY Configuration	6
G	ITAG. xSCOPE and Debugging	3
Ĥ	Schematics Design Check List	5
i -	PCB Lavout Design Check List	7
i -	Associated Design Documentation	8
ĸ	Related Documentation	8
i.	Revision History 7	9

### TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit <a href="http://www.xmos.com/">http://www.xmos.com/</a>.

XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.

# 3 Pin Configuration

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
A	GND	VDDIOL	VDDIOL		тск	CLK		X1D31	X1D29		8D X1D41	OTP_ VCC		NC	MODE[0]		4F X0D29	VDDIOR	GND
В	1M X0D36	VDDIOL	VDDIOL	TDO	TMS	TRST_N	X1D33	X1D32	X1D28	X1D26	X1D42	OTP_ VCC	NC	NC	MODE[1]	X0D33	X0D32	VDDIOR	VDDIOR
С	1N X0D37 X <sub>0</sub> L <sup>H</sup> <sub>0</sub>	X0D38 X <sub>0</sub> L <sup>0</sup>	VDDIOL	TDI	DEBUG_ N	RST_N	X1D10	X1D11	X1D30	X1D27	X1D43	X1D40	NC	NC	X0D31	4F X0D30	X0D28	4E X0D26 X <sub>0</sub> L <sub>7</sub> <sup>0</sup>	4E X0D27 X <sub>0</sub> L <sup>ot</sup> <sub>7</sub>
D		<b>X0D39</b> X <sub>0</sub> L <sup>2</sup> <sub>0</sub>	8D X0D40 X <sub>0</sub> L <sup>1</sup>														$\overset{1\mathrm{K}}{\underset{X_{9}L_{7}^{91}}{\overset{1\mathrm{K}}{\overset{1\mathrm{K}}{\overset{1}}}}}$	1L X0D35 X <sub>0</sub> L <sub>7</sub> <sup>22</sup>	
E	8D X0D43 X <sub>0</sub> L <sup>01</sup>	8D X0D42 X <sub>0</sub> L <sub>0</sub> <sup>0</sup>	8D X0D41 X <sub>0</sub> L <sup>0</sup>														1J X0D25 X <sub>9</sub> L <sup>20</sup>	11 X0D24 X <sub>0</sub> L <sub>7</sub>	<b>X1D01</b> X <sub>0</sub> L <sup>1</sup> <sub>7</sub>
F	${\underset{{X_0L_0^{c2}}}{\overset{1K}{1K}}}$	${\color{black}{X1D35}\atop_{X_0L_0^{cl}}}$	1М X1D36 <sub>X<sub>0</sub>L<sup>04</sup></sub>				NC	VDD	VDD	VDDIOT	VDD	VDD	PLL AVDD	PLL AGND			$\overset{4A}{\textbf{X1D08}}_{X_0L_7^{H}}$	$\underset{X_0L_7^0}{\overset{4A}{1009}}$	$\overset{1A}{\underset{X_0L_7^{\mathbb{Z}}}{\overset{1A}{\xrightarrow}}}$
G		X1D49 X <sub>0</sub> L <sup>H</sup>	X1D50 X <sub>0</sub> L <sup>0</sup>			VDD		GND		GND		GND		VDD			X0D69 X <sub>9</sub> L <sup>03</sup> <sub>6</sub>	X0D70 X <sub>0</sub> L <sup>64</sup>	
н	X1D53 X <sub>0</sub> L <sup>0</sup>	X1D52 X <sub>0</sub> L <sup>11</sup>	$\underset{X_0L_1^2}{\overset{32A}{\textbf{1D51}}}$			VDD	GND	GND	GND	GND	GND	GND	GND	VDD			32A X0D68 X <sub>0</sub> L <sup>o2</sup>	<b>X0D67</b> X <sub>0</sub> L <sup>ol</sup>	X0D66 X <sub>0</sub> L <sup>00</sup>
J	32A X1D54 X <sub>0</sub> L <sup>00</sup>	X1D55 X <sub>0</sub> L <sup>01</sup>	32A X1D56 X <sub>0</sub> L <sup>22</sup>			VDD		GND		GND		GND		VDD			32A X0D63 X <sub>0</sub> L <sup>2</sup>	32A X0D64 X <sub>0</sub> L <sup>0</sup>	X0D65 X <sub>0</sub> L <sup>0</sup>
к		32A X1D58 X <sub>0</sub> L <sup>04</sup>	32A X1D57 X <sub>0</sub> L <sup>0</sup>			VDD	GND	GND	GND	GND	GND	GND	GND	VDD			32A X0D62 X <sub>0</sub> L <sup>0</sup>	32A X0D61 X <sub>0</sub> L <sup>H</sup> <sub>6</sub>	
L	32A X1D63 X <sub>0</sub> L <sup>2</sup> 2	32A X1D62 X <sub>0</sub> L <sup>0</sup> <sub>2</sub>	$\overset{32A}{\substack{\textbf{X1D61}\\X_0L_2^{\mu}}}$			VDD		GND		GND		GND		VDD			32A X0D58 X <sub>0</sub> L <sup>24</sup>	32A X0D57 X <sub>0</sub> L <sup>3</sup>	32A X0D56 X <sub>0</sub> L <sup>eff</sup>
М	32A X1D64 X <sub>0</sub> L <sup>11</sup> <sub>2</sub>	32A X1D65 X <sub>0</sub> L <sup>0</sup> <sub>2</sub>	32A X1D66 X <sub>0</sub> L <sup>00</sup> <sub>2</sub>			VDD	GND	GND	GND	GND	GND	GND	GND	VDD			32A X0D53 X <sub>9</sub> L <sup>0</sup>	32A X0D54 X <sub>0</sub> L <sup>0</sup>	32A X0D55 X <sub>0</sub> L <sup>el</sup>
N		32A X1D67 X <sub>0</sub> L <sup>o1</sup> <sub>2</sub>	32A X1D68 X <sub>0</sub> L <sup>22</sup>			VDD		GND		GND		GND		VDD			32A X0D51 X <sub>9</sub> L <sup>2</sup>	32A X0D52 X <sub>0</sub> L <sup>1</sup> <sub>5</sub>	
Ρ	${\underset{X_{0}L_{2}^{04}}{\overset{32A}{1070}}}$	32A X1D69 X <sub>0</sub> L <sup>a1</sup> <sub>2</sub>	${\underset{X_{0}L_{3}^{H}}{\overset{1\mathbb{N}}{\overset{1\mathbb{N}}{}}}}$			VDD	VDD	VDD	USB_ VDD	USB_ VDD	VDD	VDD	VDD	NC			$\underset{X_{0}L_{4}^{04}}{\overset{4B}{\underset{X_{0}L_{4}^{04}}}}$	32A X0D50 X <sub>0</sub> L <sub>5</sub>	32A X0D49 X <sub>0</sub> L <sup>H</sup> <sub>5</sub>
R	X1D38 X <sub>0</sub> L <sub>3</sub> <sup>10</sup>	${\color{black} \overset{1P}{\underset{X_{0}L_{3}^{2}}{L_{3}^{2}}}}$	$\mathbf{X_{1D17}^{4D}}_{X_{0}L_{3}^{D}}$														$\underset{X_0L_4^{00}}{\overset{4A}{\underset{X_0L_4^{00}}}}$	${\underset{{{\boldsymbol{X}}_{0}{\boldsymbol{L}_{4}^{cl}}}^{4B}}{{\boldsymbol{X}}_{0}{\boldsymbol{L}_{4}^{cl}}}}$	4B X1D06 X <sub>0</sub> L <sub>4</sub> <sup>c3</sup>
т		$\mathbf{X_{0}^{4D}}_{X_{0}L_{3}^{H}}^{4D}$	4D X1D18 X <sub>0</sub> L <sup>00</sup>														${\underset{{X_0L_4^0}}{\overset{4A}{1002}}}$	$\mathbf{X_{1D04}^{4B}}_{X_{0}L_{4}^{01}}$	
U	X0D10 X <sub>0</sub> L <sub>3</sub> <sup>1C</sup>	X0D01 X <sub>0</sub> L <sup>a2</sup>	$\underset{X_{3}L_{3}^{dD}}{\overset{4D}{\underset{X_{3}L_{3}^{d1}}}}$	X0D00	X0D11	X0D07	X1D12	USB_ VDD33	USB_ VBUS	USB_ ID	USB_ VSSAC	NC	X1D24	X0D22	X0D13	X0D23	$\underset{X_{9}L_{4}^{1}}{\overset{4D}{\underset{X_{9}L_{4}^{11}}}}$	4D X0D18 X <sub>0</sub> L <sup>2</sup>	$\overset{\text{4D}}{\underset{X_0L_4^0}{\text{X0D17}}}$
V	X1D22 X <sub>0</sub> L <sub>3</sub> <sup>1G</sup>	VDDIOL	VDDIOL	X0D04	X0D06	X0D03	X0D08	X0D09	USB_ DM	USB_ DP	x1D21	X1D14	X1D25	X0D21	X0D14	X0D12	VDDIOR	VDDIOR	${\overset{4D}{\underset{X_{g}L_{4}^{H}}{X_{g}L_{4}^{H}}}}$
W	GND	VDDIOL	X1D23		X0D05	X0D02		X1D13	USB_ RTUNE		x1D20	x1D15		4C X0D20	X0D15		VDDIOR	VDDIOR	GND

-XMOS<sup>®</sup>-

# 5 Example Application Diagram



11

XS2-U12A-512-FB236

- see Section 10 for details on the USB PHY
- ▶ see Section 12 for details on the power supplies and PCB design

-XMOS



A clock block can use a 1-bit port as its clock source allowing external application clocks to be used to drive the input and output interfaces. xCORE-200 clock blocks optionally divide the clock input from a 1-bit port.

In many cases I/O signals are accompanied by strobing signals. The xCORE ports can input and interpret strobe (known as readyIn and readyOut) signals generated by external sources, and ports can generate strobe signals to accompany output data.

On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

### 6.5 Channels and Channel Ends

Logical cores communicate using point-to-point connections, formed between two channel ends. A channel-end is a resource on an xCORE tile, that is allocated by the program. Each channel-end has a unique system-wide identifier that comprises a unique number and their tile identifier. Data is transmitted to a channel-end by an output-instruction; and the other side executes an input-instruction. Data can be passed synchronously or asynchronously between the channel ends.

### 6.6 xCONNECT Switch and Links

XMOS devices provide a scalable architecture, where multiple xCORE devices can be connected together to form one system. Each xCORE device has an xCONNECT interconnect that provides a communication infrastructure for all tasks that run on the various xCORE tiles on the system.

The interconnect relies on a collection of switches and XMOS links. Each xCORE device has an on-chip switch that can set up circuits or route data. The switches are connected by xConnect Links. An XMOS link provides a physical connection between two switches. The switch has a routing algorithm that supports many different topologies, including lines, meshes, trees, and hypercubes.

The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming



Figure 6: Switch, links and channel ends

and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link.

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the XS1-U Link Performance and Design Guide, X2999.

# 7 PLL

The PLL creates a high-speed clock that is used for the switch, tile, and reference clock. The PLL multiplication value is selected through the two MODE pins, and can be changed by software to speed up the tile or use less power. The MODE pins are set as shown in Figure 7:

Figure 7: PLL multiplier values and MODE pins

	Oscillator	MC	DDE	Tile Boot	PLL Ratio	PLL	setting	gs
	Frequency	1	0	Frequency		OD	F	R
7:	3.25-10 MHz	0	0	130-400 MHz	40	1	159	0
er	9-25 MHz	1	1	144-400 MHz	16	1	63	0
nd	25-50 MHz	1	0	167-400 MHz	8	1	31	0
ns	50-100 MHz	0	1	196-400 MHz	4	1	15	0

-XMOS



	X0D06	X0D05	X0D04	Tile 0 boot	Tile 1 boot	Enabled links
	0	0	0	QSPI master	Channel end 0	None
	0	0	1	SPI master	Channel end 0	None
	0	1	0	SPI slave	Channel end 0	None
	0	1	1	SPI slave	SPI slave	None
	1	0	0	Channel end 0	Channel end 0	XL0 (2w)
	1	0	1	Channel end 0	Channel end 0	XL4-XL7 (5w)
Figure 9: Boot source	1	1	0	Channel end 0	Channel end 0	XL1, XL2, XL5, and XL6 (5w)
pins	1	1	1	Channel end 0	Channel end 0	XL0-XL3 (5w)

- Program consisting of  $s \times 4$  bytes.
- A 32-bit CRC, or the value 0x0D15AB1E to indicate that no CRC check should be performed.

The program size and CRC are stored least significant byte first. The program is loaded into the lowest memory address of RAM, and the program is started from that address. The CRC is calculated over the byte stream represented by the program size and the program itself. The polynomial used is 0xEDB88320 (IEEE 802.3); the CRC register is initialized with 0xFFFFFFFF and the residue is inverted to produce the CRC.

### 8.1 Boot from QSPI master

If set to boot from QSPI master, the processor enables the six pins specified in Figure 10, and drives the SPI clock at 50 MHz (assuming a 400 MHz core clock). A READ command is issued with a 24-bit address 0x000000. The clock polarity and phase are 0 / 0.

	Pin	Signal	Description
	X0D01	SS	Slave Select
Figure 10:	X0D04X0D07	SPIO	Data
QSPI pins	X0D10	SCLK	Clock

-XM()S

The xCORE Tile expects each byte to be transferred with the *least-significant nibble first*. Programmers who write bytes into an QSPI interface using the most significant nibble first may have to reverse the nibbles in each byte of the image stored in the QSPI device.

The pins used for QSPI boot are hardcoded in the boot ROM and cannot be changed. If required, an QSPI boot program can be burned into OTP that uses different pins.

Feature	Bit	Description
Disable JTAG	0	The JTAG interface is disabled, making it impossible for the tile state or memory content to be accessed via the JTAG interface.
Disable Link access	1	Other tiles are forbidden access to the processor state via the system switch. Disabling both JTAG and Link access transforms an xCORE Tile into a "secure island" with other tiles free for non-secure user application code.
Secure Boot	5	The xCORE Tile is forced to boot from address 0 of the OTP, allowing the xCORE Tile boot ROM to be bypassed (see $\S$ 8).
Redundant rows	7	Enables redundant rows in OTP.
Sector Lock 0	8	Disable programming of OTP sector 0.
Sector Lock 1	9	Disable programming of OTP sector 1.
Sector Lock 2	10	Disable programming of OTP sector 2.
Sector Lock 3	11	Disable programming of OTP sector 3.
OTP Master Lock	12	Disable OTP programming completely: disables up- dates to all sectors and security register.
Disable JTAG-OTP	13	Disable all (read & write) access from the JTAG inter- face to this OTP.
Disable Global Debug	14	Disables access to the DEBUG_N pin.
	2115	General purpose software accessable security register available to end-users.
	3122	General purpose user programmable JTAG UserID code extension.

Figure 13: Security register features

The OTP memory is programmed using three special I/O ports: the OTP address port is a 16-bit port with resource ID 0x100200, the OTP data is written via a 32-bit port with resource ID 0x200100, and the OTP control is on a 16-bit port with ID 0x100300. Programming is performed through libotp and xburn.

### 9.2 SRAM

Each xCORE Tile integrates a single 256KBSRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one tile clock cycle. There is no dedicated external memory interface, although data memory can be expanded through appropriate use of the ports.

# 10 USB PHY

The USB PHY provides High-Speed and Full-Speed, device, host, and on-the-go functionality. The PHY is configured through a set of peripheral registers (Appendix F),

20

and data is communicated through ports on the digital node. A library, XUD, is provided to implement USB-device functionality.

The USB PHY is connected to the ports on Tile 0 and Tile 1 as shown in Figure 14. When the USB PHY is enabled on Tile 0, the ports shown can on Tile 0 only be used with the USB PHY. When the USB PHY is enabled on Tile 1, then the ports shown can on Tile 1 only be used with the USB PHY. All other IO pins and ports are unaffected. The USB PHY should not be enabled on both tiles. Two clock blocks can be used to clock the USB ports. One clock block for the TXDATA path, and one clock block for the RXDATA path. Details on how to connect those ports are documented in an application note on USB for xCORE-200.





An external resistor of 43.2 ohm (1% tolerance) should connect USB\_RTUNE to ground, as close as possible to the device.

#### 10.1 USB VBUS

USB\_VBUS need not be connected if the device is wholly powered by USB, and the device is used to implement a USB-device.

If you use the USB PHY to design a self-powered USB-device, then the device must be able detect the presence of VBus on the USB connector (so the device can disconnect its pull-up resistors from D+/D- to ensure the device does not have any voltage on the D+/D- pins when VBus is not present, "USB Back Voltage Test"). This requires USB VBUS to be connected to the VBUS pin of the USB connector as is shown in Figure 15.



### 13.5 Power Consumption

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
I(DDCQ)	Quiescent VDD current		45		mA	A, B, C
PD	Tile power dissipation		325		µW/MIPS	A, D, E, F
IDD	Active VDD current		570	700	mA	A, G
I(ADDPLL)	PLL_AVDD current		5	7	mA	Н
I(VDD33)	VDD33 current		26.7		mA	I
I(USB_VDD)	USB_VDD current		8.27		mA	J

Figure 26: xCORE Tile currents

A Use for budgetary purposes only.

- B Assumes typical tile and I/O voltages with no switching activity.
- C Includes PLL current.
- D Assumes typical tile and I/O voltages with nominal switching activity.
- E Assumes 1 MHz = 1 MIPS.
- F PD(TYP) value is the usage power consumption under typical operating conditions.
- G Measurement conditions: VDD = 1.0 V, VDDIO = 3.3 V, 25 °C, 500 MHz, average device resource usage.
- H PLL\_AVDD = 1.0 V
- I HS mode transmitting while driving all 0's data (constant JKJK on DP/DM). Loading of 10 pF. Transfers do not include any interpacket delay.
- J HS receive mode; no traffic.



The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only.

More detailed power analysis can be found in the XS1-U Power Consumption document,

1	3.6	Clock

Figure 27: Clock

Symbol	Parameter	MIN	ТҮР	MAX	UNITS	Notes
f	Frequency	3.25	24	100	MHz	
SR	Slew rate	0.10			V/ns	
TJ(LT)	Long term jitter (pk-pk)			2	%	А
f(MAX)	Processor clock frequency			500	MHz	В

A Percentage of CLK period.

B Assumes typical tile and I/O voltages with nominal activity.

Further details can be found in the XS1-U Clock Frequency Control document,

0x07:	Bits	Perm	Init	Description
Oscillator	31:16	RO	-	Reserved
Value	15:0	RO	0	Ring oscillator Counter data.

#### B.8 Ring Oscillator Value: 0x08

This register contains the current count of the xCORE Tile Wire ring oscillator. This value is not reset on a system reset.

**0x08** Ring Oscillator Value

)8:	Bits	Perm	Init	Description
or	31:16	RO	-	Reserved
ue	15:0	RO	0	Ring oscillator Counter data.

#### B.9 Ring Oscillator Value: 0x09

This register contains the current count of the Peripheral Cell ring oscillator. This value is not reset on a system reset.

**0x09:** Ring Oscillator Value

Bits	Perm	Init	Description	
31:16	RO	-	Reserved	
15:0	RO	0	Ring oscillator Counter data.	

#### B.10 Ring Oscillator Value: 0x0A

This register contains the current count of the Peripheral Wire ring oscillator. This value is not reset on a system reset.

**0x0A:** Ring Oscillator Value

\: ~	Bits	Perm	Init	Description
r r	31:16	RO	-	Reserved
5	15:0	RO	0	Ring oscillator Counter data.

-XMOS

### B.11 RAM size: 0x0C

The size of the RAM in bytes

### B.25 Data breakpoint control register: 0x70 ... 0x73

This set of registers controls each of the four data watchpoints.

	Bits	Perm	Init	Description
	31:24	RO	-	Reserved
	23:16	DRW	0	A bit for each thread in the machine allowing the breakpoint to be enabled individually for each thread.
0x70 0x73:	15:3	RO	-	Reserved
Data break point	2	DRW	0	When 1 the breakpoints will be be triggered on loads.
control	1	DRW	0	Determines the break condition: $0 = A AND B$ , $1 = A OR B$ .
register	0	DRW	0	When 1 the instruction breakpoint is enabled.

### B.26 Resources breakpoint mask: 0x80 .. 0x83

This set of registers contains the mask for the four resource watchpoints.

0x80 .. 0x83: Resou break

urces point	Bits	Perm	Init	Description
mask	31:0	DRW		Value.

### B.27 Resources breakpoint value: 0x90 .. 0x93

This set of registers contains the value for the four resource watchpoints.

0x90 .. 0x93: Resour breakpo va

ces oint	Bits	Perm	Init	Description
lue	31:0	DRW		Value.

### B.28 Resources breakpoint control register: 0x9C .. 0x9F

This set of registers controls each of the four resource watchpoints.

-XMOS

XS2-U12A-512-FB236

	Bits	Perm	Init	Description
	31:24	RO	-	Reserved
	23:16	DRW	0	A bit for each thread in the machine allowing the breakpoint to be enabled individually for each thread.
0x9C 0x9F:	15:2	RO	-	Reserved
breakpoint control	1	DRW	0	When 0 break when condition A is met. When 1 = break when condition B is met.
register	0	DRW	0	When 1 the instruction breakpoint is enabled.

47



0x41: PC of logical core 1

Bits	Perm	Init	Description
31:0	CRO		Value.

### C.11 PC of logical core 2: 0x42

Value of the PC of logical core 2.

0x42: PC of logical core 2

Bits	Perm	Init	Description
31:0	CRO		Value.

### C.12 PC of logical core 3: 0x43

Value of the PC of logical core 3.

0v43				
PC of logical	Bits	Perm	Init	Description
core 3	31:0	CRO		Value.

### C.13 PC of logical core 4: 0x44

Value of the PC of logical core 4.

**0x44** PC of logical core 4

Jx44: gical	Bits	Perm	Init	Description
ore 4	31:0	CRO		Value.

### C.14 PC of logical core 5: 0x45

Value of the PC of logical core 5.

**0x45:** PC of logical core 5

Bits	Perm	Init	Description
31:0	CRO		Value.

	Bits	Perm	Init	Description
	31:28	RW	0	The direction for packets whose dimension is F.
	27:24	RW	0	The direction for packets whose dimension is E.
	23:20	RW	0	The direction for packets whose dimension is D.
	19:16	RW	0	The direction for packets whose dimension is C.
	15:12	RW	0	The direction for packets whose dimension is B.
	11:8	RW	0	The direction for packets whose dimension is A.
Directions	7:4	RW	0	The direction for packets whose dimension is 9.
8-15	3:0	RW	0	The direction for packets whose dimension is 8.

### D.12 DEBUG\_N configuration, tile 0: 0x10

Configures the behavior of the DEBUG\_N pin.

0x1 DEBUG\_N con figuratio tile

_	Bits	Perm	Init	Description
0: p	31:2	RO	-	Reserved
n,	1	RW	0	Set 1 to enable GlobalDebug to generate debug request to XCore.
0	0	RW	0	Set 1 to enable inDebug bit to drive GlobalDebug.

### D.13 DEBUG\_N configuration, tile 1: 0x11

Configures the behavior of the DEBUG\_N pin.

0x1 DEBUG\_N co figuratio tile

-	Bits	Perm	Init	Description
1:	31:2	RO	-	Reserved
n,	1	RW 0		Set 1 to enable GlobalDebug to generate debug request to XCore.
1	0	RW	0	Set 1 to enable inDebug bit to drive GlobalDebug.

### D.14 Debug source: 0x1F

Contains the source of the most recent debug event.

 $\cdot X MOS$ 

### D.18 Static link configuration: 0xA0 .. 0xA7

These registers are used for static (ie, non-routed) links. When a link is made static, all traffic is forwarded to the designated channel end and no routing is attempted. The registers control links C, D, A, B, G, H, E, and F in that order.

Bits	Perm	Init	Description	
31	RW	0	Enable static forwarding.	
30:9	RO	-	Reserved	
8	RW	0	The destination processor on this node that packets received in static mode are forwarded to. Reserved	
7:5	RO	-		
4:0	RW	0	The destination channel end on this node that packets received in static mode are forwarded to.	

**0xA0 .. 0xA7:** Static link configuration



0x2C:	
UIFM PID	

Bits	Perm	Init	Description
31:4	RO	-	Reserved
3:0	RO	0	Value of the last received PID.

### F.13 UIFM Endpoint: 0x30

The last endpoint seen

**0x30** UIFM Endpoint

	Bits	Perm	Init	Description
-	31:5	RO	-	Reserved
1	4	RO	0	1 if endpoint contains a valid value.
t	3:0	RO	0	A copy of the last received endpoint.

### F.14 UIFM Endpoint match: 0x34

This register can be used to mark UIFM endpoints as special.

**0x34:** UIFM Endpoint match

Bits	Perm	Init	Description
31:16	RO	-	Reserved
15:0	RW	0	This register contains a bit for each endpoint. If its bit is set, the endpoint will be supplied on the RX port when ORed with 0x10.

### F.15 OTG Flags mask: 0x38

**0x38** OTG Flags mask

	Bits	Perm	Init	Description
(	31:0	RW	0	Data

### F.16 UIFM power signalling: 0x3C

	Bits	Perm	Init	Description
0x2C:	31:9	RO	-	Reserved
UIFM power	8	RW	0	Valid
signalling	7:0	RW	0	Data

# G JTAG, xSCOPE and Debugging

If you intend to design a board that can be used with the XMOS toolchain and xTAG debugger, you will need an xSYS header on your board. Figure 39 shows a decision diagram which explains what type of xSYS connectivity you need. The three subsections below explain the options in detail.



G.1 No xSYS header

The use of an xSYS header is optional, and may not be required for volume production designs. However, the XMOS toolchain expects the xSYS header; if you do not have an xSYS header then you must provide your own method for writing to flash/OTP and for debugging.

### G.2 JTAG-only xSYS header

The xSYS header connects to an xTAG debugger, which has a 20-pin 0.1" female IDC header. The design will hence need a male IDC header. We advise to use a boxed header to guard against incorrect plug-ins. If you use a 90 degree angled header, make sure that pins 2, 4, 6, ..., 20 are along the edge of the PCB.

Connect pins 4, 8, 12, 16, 20 of the xSYS header to ground, and then connect:

- ▶ TDI to pin 5 of the xSYS header
- TMS to pin 7 of the xSYS header
- TCK to pin 9 of the xSYS header
- DEBUG\_N to pin 11 of the xSYS header

# H Schematics Design Check List

✓ This section is a checklist for use by schematics designers using the XU212-512-FB236. Each of the following sections contains items to check for each design.

#### H.1 Power supplies

- □ VDDIO and OTP\_VCC supply is within specification before the VDD (core) supply is turned on. Specifically, the VDDIO and OTP\_VCC supply is within specification before VDD (core) reaches 0.4V (Section 12).
- The VDD (core) supply ramps monotonically (rises constantly) from 0V to its final value (0.95V 1.05V) within 10ms (Section 12).
- The VDD (core) supply is capable of supplying 700 mA (Section 12 and Figure 22).
- PLL\_AVDD is filtered with a low pass filter, for example an RC filter, see Section 12

### H.2 Power supply decoupling

- The design has multiple decoupling capacitors per supply, for example at least four0402 or 0603 size surface mount capacitors of 100nF in value, per supply (Section 12).
- A bulk decoupling capacitor of at least 10uF is placed on each supply (Section 12).

#### H.3 Power on reset

The RST\_N and TRST\_N pins are asserted (low) during or after power up. The device is not used until these resets have taken place.

#### H.4 Clock

- The CLK input pin is supplied with a clock with monotonic rising edges and low jitter.
- Pins MODE0 and MODE1 are set to the correct value for the chosen oscillator frequency. The MODE settings are shown in the Oscillator section, Section 7. If you have a choice between two values, choose the value with the highest multiplier ratio since that will boot faster.

## I PCB Layout Design Check List

✓ This section is a checklist for use by PCB designers using the XS2-U12A-512-FB236. Each of the following sections contains items to check for each design.

### I.1 Ground Plane

- Each ground ball has a via to minimize impedance and conduct heat away from the device. (Section 12.4)
- Other than ground vias, there are no (or only a few) vias underneath or closely around the device. This create a good, solid, ground plane.

#### I.2 Power supply decoupling

- The decoupling capacitors are all placed close to a supply pin (Section 12).
- $\Box$  The decoupling capacitors are spaced around the device (Section 12).
- The ground side of each decoupling capacitor has a direct path back to the center ground of the device.

#### I.3 PLL\_AVDD

The PLL\_AVDD filter (especially the capacitor) is placed close to the PLL\_AVDD pin (Section 12).

# J Associated Design Documentation

Document Title	Information	Document Number
Estimating Power Consumption For XS1-U Devices	Power consumption	
Programming XC on XMOS Devices	Timers, ports, clocks, cores and channels	X9577
xTIMEcomposer User Guide	Compilers, assembler and linker/mapper	X3766
	Timing analyzer, xScope, debugger	
	Flash and OTP programming utilities	

# **K** Related Documentation

Document Title	Information	Document Number
The XMOS XS1 Architecture	ISA manual	X7879
XS1 Port I/O Timing	Port timings	X5821
xCONNECT Architecture	Link, switch and system information	X4249
XS1-U Link Performance and Design Guidelines	Link timings	
XS1-U Clock Frequency Control	Advanced clock control	