

Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

E·XFI

Product Status	Active
Туре	Fixed/Floating Point
Interface	Host Interface, Link Port, Multi-Processor
Clock Rate	250MHz
Non-Volatile Memory	External
On-Chip RAM	768kB
Voltage - I/O	3.30V
Voltage - Core	1.20V
Operating Temperature	-40°C ~ 85°C (TC)
Mounting Type	Surface Mount
Package / Case	625-BBGA
Supplier Device Package	625-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-ts101sab1z000

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

The ADSP-TS101S, in most cases, has a two-cycle arithmetic execution pipeline that is fully interlocked, so whenever a computation result is unavailable for another operation dependent on it, the DSP automatically inserts one or more stall cycles as needed. Efficient programming with dependency-free instructions can eliminate most computational and memory transfer data dependencies.




Figure 2. Single-Processor System with External SDRAM

In addition, the ADSP-TS101S supports SIMD operations two ways—SIMD compute blocks and SIMD computations. The programmer can direct both compute blocks to operate on the same data (broadcast distribution) or on different data (merged distribution). In addition, each compute block can execute four 16-bit or eight 8-bit SIMD computations in parallel.

### **DUAL COMPUTE BLOCKS**

The ADSP-TS101S has compute blocks that can execute computations either independently or together as a SIMD engine. The DSP can issue up to two compute instructions per compute block each cycle, instructing the ALU, multiplier, or shifter to perform independent, simultaneous operations.

The compute blocks are referred to as X and Y in assembly syntax, and each block contains three computational units—an ALU, a multiplier, a 64-bit shifter, and a 32-word register file.

- Register file—each compute block has a multiported 32-word, fully orthogonal register file used for transferring data between the computation units and data buses and for storing intermediate results. Instructions can access the registers in the register file individually (word aligned), or in sets of two (dual aligned) or four (quad aligned).
- ALU—the ALU performs a standard set of arithmetic operations in both fixed- and floating-point formats. It also performs logic operations.
- Multiplier—the multiplier performs both fixed- and floating-point multiplication and fixed-point multiply and accumulate.
- Shifter—the 64-bit shifter performs logical and arithmetic shifts, bit and bit stream manipulation, and field deposit and extraction operations.
- Accelerator—128-bit unit for trellis decoding (for example, Viterbi and turbo decoders) and complex correlations for communication applications.

Using these features, the compute blocks can:

- Provide 8 MACs per cycle peak and 7.1 MACs per cycle sustained 16-bit performance and provide 2 MACs per cycle peak and 1.8 MACs per cycle sustained 32-bit performance (based on FIR)
- Execute six single-precision, floating-point or execute 24 fixed-point (16-bit) operations per cycle, providing 1,800 MFLOPS or 7.3 GOPS performance
- Perform two complex 16-bit MACs per cycle
- Execute eight trellis butterflies in one cycle

### **DATA ALIGNMENT BUFFER (DAB)**


The DAB is a quad word FIFO that enables loading of quad word data from nonaligned addresses. Normally, load instructions must be aligned to their data size so that quad words are loaded from a quad-aligned address. Using the DAB significantly improves the efficiency of some applications, such as FIR filters.

### **DUAL INTEGER ALUS (IALUS)**

The ADSP-TS101S has two IALUs that provide powerful address generation capabilities and perform many general-purpose integer operations. Each of the IALUs:

- Provides memory addresses for data and update pointers
- · Supports circular buffering and bit-reverse addressing
- Performs general-purpose integer operations, increasing programming flexibility
- Includes a 31-word register file for each IALU

As address generators, the IALUs perform immediate or indirect (pre- and post-modify) addressing. They perform modulus and bit-reverse operations with no constraints placed on memory addresses for the modulus data buffer placement. Each IALU can specify either a single, dual, or quad word access from memory.





### EXTERNAL PORT (OFF-CHIP MEMORY/PERIPHERALS INTERFACE)

The ADSP-TS101S processor's external port provides the processor's interface to off-chip memory and peripherals. The 4G word address space is included in the DSP's unified address space. The separate on-chip buses—three 128-bit data buses and three 32-bit address buses—are multiplexed at the external port to create an external system bus with a single 64-bit data bus and a single 32-bit address bus. The external port supports data transfer rates of 800M bytes per second over external bus.

The external bus can be configured for 32- or 64-bit operation. When the system bus is configured for 64-bit operation, the lower 32 bits of the external data bus connect to even addresses, and the upper 32 bits connect to odd addresses. The external port supports pipelined, slow, and SDRAM protocols. Addressing of external memory devices and memorymapped peripherals is facilitated by on-chip decoding of highorder address lines to generate memory bank select signals.

The ADSP-TS101S provides programmable memory, pipeline depth, and idle cycle for synchronous accesses, and external acknowledge controls to support interfacing to pipelined or slow devices, host processors, and other memory-mapped peripherals with variable access, hold, and disable time requirements.

#### Host Interface

The ADSP-TS101S provides an easy and configurable interface between its external bus and host processors through the external port. To accommodate a variety of host processors, the host interface supports pipelined or slow protocols for accesses of the host as slave. Each protocol has programmable transmission parameters, such as idle cycles, pipe depth, and internal wait cycles.

The host interface supports burst transactions initiated by a host processor. After the host issues the starting address of the burst and asserts the BRST signal, the DSP increments the address internally while the host continues to assert BRST.

The host interface provides a deadlock recovery mechanism that enables a host to recover from deadlock situations involving the DSP. The BOFF signal provides the deadlock recovery mechanism. When the host asserts BOFF, the DSP backs off the current transaction and asserts HBG and relinquishes the external bus.

The host can directly read or write the internal memory of the ADSP-TS101S, and it can access most of the DSP registers, including DMA control (TCB) registers. Vector interrupts support efficient execution of host commands.

#### Multiprocessor Interface

The ADSP-TS101S offers powerful features tailored to multiprocessing DSP systems through the external port and link ports. This multiprocessing capability provides highest bandwidth for interprocessor communication, including:

- Up to eight DSPs on a common bus
- On-chip arbitration for glueless multiprocessing
- · Link ports for point-to-point communication

The external port and link ports provide integrated, glueless multiprocessing support.

The external port supports a unified address space (see Figure 3) that enables direct interprocessor accesses of each ADSP-TS101S processor's internal memory and registers. The DSP's on-chip distributed bus arbitration logic provides simple, glueless connection for systems containing up to eight ADSP-TS101S processors and a host processor. Bus arbitration has a rotating priority. Bus lock supports indivisible read-modify-write sequences for semaphores. A bus fairness feature prevents one DSP from holding the external bus too long.

The DSP's four link ports provide a second path for interprocessor communications with throughput of 1G bytes per second. The cluster bus provides 800M bytes per second throughput with a total of 1.8G bytes per second interprocessor bandwidth.

### SDRAM Controller

The SDRAM controller controls the ADSP-TS101S processor's transfers of data to and from synchronous DRAM (SDRAM). The throughput is 32 or 64 bits per SCLK cycle using the external port and SDRAM control pins.

The SDRAM interface provides a glueless interface with standard SDRAMs—16M bit, 64M bit, 128M bit, and 256M bit. The DSP directly supports a maximum of 64M words  $\times$  32 bits of SDRAM. The SDRAM interface is mapped in external memory in the DSP's unified memory map.

### **EPROM** Interface

The ADSP-TS101S can be configured to boot from external 8-bit EPROM at reset through the external port. An automatic process (which follows reset) loads a program from the EPROM into internal memory. This process uses 16 wait cycles for each read access. During booting, the BMS pin functions as the EPROM chip select signal. The EPROM boot procedure uses DMA Channel 0, which packs the bytes into 32-bit instructions. Applications can also access the EPROM (write flash memories) during normal operation through DMA.

The EPROM or flash memory interface is not mapped in the DSP's unified memory map. It is a byte address space limited to a maximum of 16M bytes (24 address bits). The EPROM or flash memory interface can be used after boot via a DMA.

### DMA CONTROLLER

The ADSP-TS101S processor's on-chip DMA controller, with 14 DMA channels, provides zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the DSP's core, enabling DMA operations to occur while the DSP's core continues to execute program instructions. The DMA controller performs DMA transfers between:

- Internal memory and external memory and memorymapped peripherals
- Internal memory of other DSPs on a common bus, a host processor, or link port I/O
- External memory and external peripherals or link port I/O
- External bus master and internal memory or link port I/O

The DMA controller provides a number of additional features.

The DMA controller supports flyby transfers. Flyby operations only occur through the external port (DMA Channel 0) and do not involve the DSP's core. The DMA controller acts as a conduit to transfer data from one external device to another through external memory. During a transaction, the DSP:

- Relinquishes the external data bus
- Outputs addresses, memory selects (<u>MS1-0</u>, <u>MSSD</u>, <u>RAS</u>, <u>CAS</u>, and <u>SDWE</u>) and the <u>FLYBY</u>, <u>IOEN</u>, and <u>RD</u>/<u>WR</u> strobes
- Responds to ACK

DMA chaining is also supported by the DMA controller. DMA chaining operations enable applications to automatically link one DMA transfer sequence to another for continuous transmission. The sequences can occur over different DMA channels and have different transmission attributes.

The DMA controller also supports two-dimensional transfers. The DMA controller can access and transfer two-dimensional memory arrays on any DMA transmit or receive channel. These transfers are implemented with index, count, and modify registers for both the X and Y dimensions.




Figure 4. Shared Memory Multiprocessing System

The DMA controller performs the following DMA operations:

- External port block transfers. Four dedicated bidirectional DMA channels transfer blocks of data between the DSP's internal memory and any external memory or memorymapped peripheral on the external bus. These transfers support master mode and handshake mode protocols.
- Link port transfers. Eight dedicated DMA channels (four transmit and four receive) transfer quad word data only between link ports and between a link port and internal or

external memory. These transfers only use handshake mode protocol. DMA priority rotates between the four receive channels.

• AutoDMA transfers. Two dedicated unidirectional DMA channels transfer data received from an external bus master to internal memory or to link port I/O. These transfers only use slave mode protocol, and an external bus master must initiate the transfer.

### LINK PORTS

The DSP's four link ports provide additional 8-bit bidirectional I/O capability. With the ability to operate at a double data rate—latching data on both the rising and falling edges of the clock—running at 125 MHz, each link port can support up to 250M bytes per second, for a combined maximum throughput of 1G bytes per second.

The link ports provide an optional communications channel that is useful in multiprocessor systems for implementing pointto-point interprocessor communications. Applications can also use the link ports for booting.

Each link port has its own double-buffered input and output registers. The DSP's core can write directly to a link port's transmit register and read from a receive register, or the DMA controller can perform DMA transfers through eight (four transmit and four receive) dedicated link port DMA channels.

Each link port has three signals that control its operation. LxCLKOUT and LxCLKIN implement clock/acknowledge handshaking. LxDIR indicates the direction of transfer and is used only when buffering the LxDAT signals. An example application would be using differential low-swing buffers for long twisted-pair wires. LxDAT provides the 8-bit data bus input/output.

Applications can program separate error detection mechanisms for transmit and receive operations (applications can use the checksum mechanism to implement consecutive link port transfers), the size of data packets, and the speed at which bytes are transmitted.

Under certain conditions, the link port receiver can initiate a token switch to reverse the direction of transfer; the transmitter becomes the receiver and vice versa.

### TIMER AND GENERAL-PURPOSE I/O

The ADSP-TS101S has a timer pin (TMR0E) that generates output when a programmed timer counter has expired. Also, the DSP has four programmable general-purpose I/O pins (FLAG3–0) that can function as either single-bit input or output. As outputs, these pins can signal peripheral devices; as inputs, they can provide the test for conditional branching.

### **RESET AND BOOTING**

The ADSP-TS101S has two levels of reset (see reset specifications Page 24):

- Power-up reset—after power-up of the system, and strap options are stable, the RESET pin must be asserted (low).
- Normal reset—for any resets following the power-up reset sequence, the RESET pin must be asserted.

The DSP can be reset internally (core reset) by setting the SWRST bit in SQCTL. The core is reset, but not the external port or I/O.

After reset, the ADSP-TS101S has four boot options for beginning operation:

- Boot from EPROM. The DSP defaults to EPROM booting when the BMS pin strap option is set low. See Strap Pin Function Descriptions on Page 19.
- Boot by an external master (host or another ADSP-TS101S). Any master on the cluster bus can boot the ADSP-TS101S through writes to its internal memory or through autoDMA.
- Boot by link port. All four receive link DMA channels are initialized after reset to transfer a 256-word block to internal memory address 0 to 255, and to issue an interrupt at the end of the block (similar to EP DMA). The corresponding DMA interrupts are set to address zero (0).
- No boot—Start running from an external memory. Using the "no boot" option, the ADSP-TS101S must start running from an external memory, caused by asserting one of the IRQ3-0 interrupt signals.

The ADSP-TS101S core always exits from reset in the idle state and waits for an interrupt. Some of the interrupts in the interrupt vector table are initialized and enabled after reset.

### LOW POWER OPERATION

The ADSP-TS101S can enter a low power sleep mode in which its core does not execute instructions, reducing power consumption to a minimum. The ADSP-TS101S exits sleep mode when it senses a falling edge on any of its IRQ3–0 interrupt inputs. The interrupt, if enabled, causes the ADSP-TS101S to execute the corresponding interrupt service routine. This feature is useful for systems that require a low power standby mode.

## **CLOCK DOMAINS**

As shown in Figure 5, the ADSP-TS101S has two clock inputs, SCLK (system clock) and LCLK (local clock).




Figure 5. Clock Domains

These inputs drive its two major clock domains:

- SCLK (system clock). Provides clock input for the external bus interface and defines the ac specification reference for the external bus signals. The external bus interface runs at 1× the SCLK frequency. A DLL locks internal SCLK to SCLK input.
- LCLK (local clock). Provides clock input to the internal clock driver, CCLK, which is the internal clock for the core, internal buses, memory, and link ports. The instruction execution rate is equal to CCLK. A PLL from LCLK gener-

Table 5. Pin Definitions—External Port Bus Controls
---

Signal	Туре	Term	Description				
ADDR31-0 <sup>1</sup>	I/O/T	nc	Address Bus. The DSP issues addresses for accessing memory and peripherals on these pins. In a multiprocessor system, the bus master drives addresses for accessing internal memory or I/O processor registers of other ADSP-TS101S processors. The DSP inputs addresses when a host or another DSP accesses its internal memory or I/O processor registers.				
DATA63-0 <sup>1</sup>	I/O/T	nc	External Data Bus. Data and instructions are received, and driven by the DSP, on these pins.				
$\overline{RD}^2$	I/O/T (pu³)	nc	Memory Read. RD is asserted whenever the DSP reads from any slave in the system, excluding SDRAM. When the DSP is a slave, $\overline{\text{RD}}$ is an input and indicates read transactions that access it internal memory or universal registers. In a multiprocessor system, the bus master drives $\overline{\text{RD}}$ . The $\overline{\text{RD}}$ pin changes concurrently with ADDR pins.				
WRL <sup>2</sup>	I/O/T (pu³)	nc	Write Low. WRL is asserted in two cases: When the ADSP-TS101S writes to an even address word of external memory or to another external bus agent; and when the ADSP-TS101S writes to a 32-bit zone (host, memory, or DSP programmed to 32-bit bus). An external master (host or DSP) asserts WRL for writing to a DSP's low word of internal memory. In a multiprocessor system, the bus master drives WRL. The WRL pin changes concurrently with ADDR pins. When the DSP is a slave, WRL is an input and indicates write transactions that access its internal memory or universal registers.				
WRH <sup>2</sup>	I/O/T (pu³)	nc	Write High. WRH is asserted when the ADSP-TS101S writes a long word (64 bits) or writes to an odd address word of external memory or to another external bus agent on a 64-bit data bus. An external master (host or another DSP) must assert WRH for writing to a DSP's high word of 64-bit data bus. In a multiprocessing system, the bus master drives WRH. The WRH pin changes concurrently with ADDR pins. When the DSP is a slave, WRH is an input and indicates write transactions that access its internal memory or universal registers.				
ACK	Ι/Ο/Τ	epu	Acknowledge. External slave devices can deassert ACK to add wait states to external memory accesses. ACK is used by I/O devices, memory controllers, and other peripherals on the data phase. The DSP can deassert ACK to add wait states to read accesses of its internal memory. The ADSP-TS101S does not drive ACK during slave writes. Therefore, an external (approximately 10 k $\Omega$ ) pull-up is required.				
BMS <sup>2, 4</sup>	O/T (pu/pd³)	au	Boot Memory Select. BMS is the chip select for boot EPROM or flash memory. During reset, the DSP uses BMS as a strap pin (EBOOT) for EPROM boot mode. When the DSP is configured to boot from EPROM, BMS is active during the boot sequence. Pull-down enabled during RESET (asserted); pull-up enabled after RESET (deasserted). In a multiprocessor system, the DSP bus master drives BMS. For details see Reset and Booting on Page 9 and the EBOOT signal description in Table 16 on Page 19.				
MS1-0 <sup>2</sup>	O/T (pu³)	nc	Memory Select. $\overline{\text{MS0}}$ or $\overline{\text{MS1}}$ is asserted whenever the DSP accesses memory banks 0 or 1, respectively. $\overline{\text{MS1-0}}$ are decoded memory address pins that change concurrently with ADDR pins. When ADDR31:26 = 0b000010, $\overline{\text{MS0}}$ is asserted. When ADDR31:26 = 0b000011, $\overline{\text{MS1}}$ is asserted. In multiprocessor systems, the master DSP drives $\overline{\text{MS1-0}}$ .				
			G = ground; I = input; O = output; o/d = open drain output; P = power supply;				
pd = internal pul	I-down approxim	ately 100 ymbols: e	kΩ; pu = internal pull-up approximately 100 kΩ; T = three-state				

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 10 k $\Omega$  to V<sub>DD-IO</sub>, nc = not connected; au = always used.

Signal	Туре	Term	Description
MSSD <sup>1</sup>	l/O/T (pu²)	nc	Memory Select SDRAM. $\overline{\text{MSSD}}$ is asserted whenever the DSP accesses SDRAM memory space. $\overline{\text{MSSD}}$ is a decoded memory address pin that is asserted whenever the DSP issues an SDRAM command cycle (access to ADDR31:26 = 0b000001). MSSD in a multiprocessor system is driven by the master DSP.
RAS <sup>1</sup>	I/O/T (pu²)	nc	Row Address Select. When sampled low, RAS indicates that a row address is valid in a read or write of SDRAM. In other SDRAM accesses, RAS defines the type of operation to execute according to SDRAM specification.
CAS <sup>1</sup>	l/O/T (pu²)	nc	Column Address Select. When sampled low, CAS indicates that a column address is valid in a read or write of SDRAM. In other SDRAM accesses, CAS defines the type of operation to execute according to the SDRAM specification.
LDQM <sup>1</sup>	O/T (pu²)	nc	Low Word SDRAM Data Mask. When LDQM is sampled high, the DSP three-states the SDRAM DQ buffers. LDQM is valid on SDRAM transactions when CAS is asserted and is inactive on read transactions. On write transactions, LDQM is active when accessing an odd address word on a 64-bit memory bus to disable the write of the low word.
HDQM <sup>1</sup>	O/T (pu²)	nc	High Word SDRAM Data Mask. When HDQM is sampled high, the DSP three-states the SDRAM DQ buffers. HDQM is valid on SDRAM transactions when CAS is asserted and is inactive on read transactions. On write transactions, HDQM is active when accessing an even address in word accesses or is active when memory is configured for a 32-bit bus to disable the write of the high word.
SDA10 <sup>1</sup>	O/T (pu²)	nc	SDRAM Address bit 10 pin. Separate A10 signals enable SDRAM refresh operation while the DSP executes non-SDRAM transactions.
SDCKE <sup>1, 3</sup>	l/O/T (pu/pd²)	nc	SDRAM Clock Enable. Activates the SDRAM clock for SDRAM self-refresh or suspend modes. A slave DSP in a multiprocessor system does not have the pull-up or pull-down. A master DSP (or ID = 0 in a single processor system) has a 100 k $\Omega$ pull-up before granting the bus to the host, except when the SDRAM is put in self-refresh mode. In self-refresh mode, the master has a 100 k $\Omega$ pull-down before granting the bus to the host.
SDWE <sup>1</sup>	I/O/T (pu <sup>2</sup> )	nc	SDRAM Write Enable. When sampled low while $\overline{CAS}$ is active, $\overline{SDWE}$ indicates an SDRAM write access. When sampled high while $\overline{CAS}$ is active, $\overline{SDWE}$ indicates an SDRAM read access. In other SDRAM accesses, $\overline{SDWE}$ defines the type of operation to execute according to SDRAM specification.

### Table 8. Pin Definitions—External Port SDRAM Controller

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; O/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 10 k $\Omega$  to V<sub>DD-IO</sub>, nc = not connected; au = always used.

<sup>1</sup> The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

<sup>2</sup>See Electrical Characteristics on Page 20 for maximum and minimum current consumption for pull-up and pull-down resistances.

<sup>3</sup> The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

#### Table 9. Pin Definitions—JTAG Port

Signal	Туре	Term	Description
EMU	O (o/d)	nc <sup>1</sup>	Emulation. Connected only to the DSP's JTAG emulator target board connector.
ТСК	I	epd or epu <sup>1</sup>	Test Clock (JTAG). Provides an asynchronous clock for JTAG scan.
TDI <sup>2</sup>	l (pu³)	nc <sup>1</sup>	Test Data Input (JTAG). A serial data input of the scan path.

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 10 k $\Omega$  to V<sub>DD-IO</sub>, nc = not connected; au = always used.

Signal	Туре	Term	Description			
V <sub>DD</sub>	Р	au	V <sub>DD</sub> pins for internal logic.			
$V_{DD_A}$	Р	au	pins for analog circuits. Pay critical attention to bypassing this supply.			
$V_{DD_{IO}}$	Р	au	V <sub>DD</sub> pins for I/O buffers.			
V <sub>REF</sub>	1	au	Reference voltage defines the trip point for all input buffers, except RESET, IRQ3–0, DMAR3–0, ID2–0, CONTROLIMP2–0, TCK, TDI, TMS, and TRST. The value is 1.5 V $\pm$ 100 mV (which is the TTL trip point). V <sub>REF</sub> can be connected to a power supply or set by a voltage divider circuit. The voltage divider should have an HF decoupling capacitor (1 nF HF SMD) connected to V <sub>SS</sub> . Tie the decoupling capacitor between V <sub>REF</sub> input and V <sub>SS</sub> , as close to the DSP's pins as possible. For more information, see Filtering Reference Voltage and Clocks on Page 10.			
V <sub>ss</sub>	G	au	Ground pins.			
$V_{SS_A}$	G	au	Ground pins for analog circuits.			
NC			No connect. Do not connect these pins to anything (not to any supply, signal, or each other), because they are reserved and must be left unconnected.			

Table 15. Pin Definitions-Power, Ground, and Reference

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 10 k $\Omega$  to V<sub>DD-IO</sub>, nc = not connected; au = always used.

## **STRAP PIN FUNCTION DESCRIPTIONS**

Some pins have alternate functions at reset. Strap options set DSP operating modes. During reset, the DSP samples the strap option pins. Strap pins have an approximately 100 k $\Omega$  pull-down for the default value. If a strap pin is not connected to an external pull-up or logic load, the DSP samples the default value during reset. If strap pins are connected to logic inputs, a stronger external pull-down may be required to ensure default value

depending on leakage and/or low level input current of the logic load. To set a mode other than the default mode, connect the strap pin to a sufficiently stronger external pull-up. In a multiprocessor system, up to eight DSPs may be connected on the cluster bus, resulting in parallel combination of strap pin pulldown resistors. Table 16 lists and describes each of the DSP's strap pins.

Signal	On Pin	Description
EBOOT	BMS	<ul> <li>EPROM boot.</li> <li>0 = boot from EPROM immediately after reset (default)</li> <li>1 = idle after reset and wait for an external device to boot DSP through the external port or a link port</li> </ul>
IRQEN	BM	Interrupt Enable. $0 = \text{disable and set } \overline{\text{IRQ3-0}}$ interrupts to level sensitive after reset (default) $1 = \text{enable and set } \overline{\text{IRQ3-0}}$ interrupts to edge sensitive immediately after reset
TM1	L2DIR	Test Mode 1. 0 = required setting during reset. 1 = reserved.
TM2	TMROE	Test Mode 2. 0 = required setting during reset. 1 = reserved.

Table 16.	Pin Definitions—I/O Strap Pins
1 4010 101	

For power-up sequencing, power-up reset, and normal reset (hot reset) timing requirements, refer to Table 26 and Figure 13, Table 27 and Figure 14, and Table 28, and Figure 15 respectively.

Table 19. AC Asynchronous Signal Specifications (All values in this table are in nanoseconds)

Name	Description	Pulse Width Low (min)	Pulse Width High (min)
IRQ3–0 <sup>1</sup>	Interrupt request input	t <sub>CCLK</sub> + 3 ns	
DMAR3-0 <sup>1</sup>	DMA request input	t <sub>CCLK</sub> + 4 ns	t <sub>CCLK</sub> + 4 ns
TMR0E <sup>2</sup>	Timer 0 expired output		$4 \times t_{SCLK}  ns$
FLAG3-0 <sup>1, 3</sup>	Flag pins input	$3 \times t_{\text{CCLK}}$ ns	$3 \times t_{CCLK}  ns$
TRST	JTAG test reset input	1 ns	

<sup>1</sup>These input pins do not need to be synchronized to a clock reference.

<sup>2</sup> This pin is a strap option. During reset, an internal resistor pulls the pin low.

<sup>3</sup> For output specifications, see Table 29 and Table 30.

#### Table 20. Reference Clocks—Core Clock (CCLK) Cycle Time

		Grade = 100 (300 MHz)		Grade = 000 (250 MHz)		
Parameter	Description	Min	Max	Min	Max	Unit
t <sub>CCLK</sub> <sup>1</sup>	Core Clock Cycle Time	3.3	12.5	4.0	12.5	ns

<sup>1</sup> CCLK is the internal processor clock or instruction cycle time. The period of this clock is equal to the system clock period (t<sub>SCLK</sub>) divided by the system clock ratio (SCLKRAT2–0). For information on available part numbers for different internal processor clock rates, see the Ordering Guide on Page 45.




Figure 9. Reference Clocks—Core Clock (CCLK) Cycle Time

#### Table 21. Reference Clocks—Local Clock (LCLK) Cycle Time

Parameter	Description	Min	Max	Unit
t <sub>LCLK</sub> <sup>1, 2, 3, 4</sup>	Local Clock Cycle Time	10	25	ns
t <sub>LCLKH</sub>	Local Clock Cycle High Time	$0.4 \times t_{LCLK}$	$0.6 \times t_{LCLK}$	ns
t <sub>LCLKL</sub>	Local Clock Cycle Low Time	$0.4 \times t_{LCLK}$	$0.6 \times t_{LCLK}$	ns
t <sub>LCLKJ</sub> <sup>5, 6</sup>	Local Clock Jitter Tolerance		500	ps

<sup>1</sup> For more information, see Table 3 on Page 12.

<sup>2</sup> For more information, see Clock Domains on Page 9.

<sup>3</sup>LCLK\_P and SCLK\_P must be connected to the same source.

 $^4$  The value of (t\_{\rm LCLK} / LCLKRAT2-0) must not violate the specification for t\_{\rm CCLK}.

<sup>5</sup> Actual input jitter should be combined with ac specifications for accurate timing analysis.

<sup>6</sup> Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.




Figure 10. Reference Clocks—Local Clock (LCLK) Cycle Time

Name	Description	Input Setup (min)	Input Hold (min)	Output Valid (max) <sup>1</sup>	Output Hold (min)	Output Enable (min) <sup>2</sup>	Output Disable (max) <sup>2</sup>	Reference Clock
ADDR31-0	External Address Bus	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
DATA63-0	External Data Bus	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
MSH	Memory Select Host Line			4.2	1.0	0.9	2.5	SCLK
MSSD	Memory Select SDRAM Line	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
MS1-0	Memory Select for Static Blocks			4.2	1.0	0.9	2.5	SCLK
RD	Memory Read	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
WRL	Write Low Word	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
WRH	Write High Word	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
АСК	Acknowledge for Data	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
SDCKE	SDRAM Clock Enable	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
RAS	Row Address Select	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
CAS	Column Address Select	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
SDWE	SDRAM Write Enable	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
LDQM	Low Word SDRAM Data Mask			4.2	1.0	0.9	2.5	SCLK
HDQM	High Word SDRAM Data Mask			4.2	1.0	0.9	2.5	SCLK
SDA10	SDRAM ADDR10			4.2	1.0	0.9	2.5	SCLK
HBR	Host Bus Request	2.6	0.5					SCLK
HBG	Host Bus Grant	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
BOFF	Back Off Request	2.6	0.5					SCLK
BUSLOCK	Bus Lock			4.2	1.0	0.9	2.5	SCLK
BRST	Burst Access	2.6	0.5	4.2	1.0	0.9	2.5	SCLK
BR7-0	Multiprocessing Bus Request	2.6	0.5	4.2	1.0			SCLK
FLYBY	Flyby Mode Selection			4.2	1.0	0.9	2.5	SCLK
IOEN	Flyby I/O Enable			4.2	1.0	0.9	2.5	SCLK
CPA 3, 4	Core Priority Access	2.6	0.5	5.8			2.5	SCLK
DPA <sup>3,4</sup>	DMA Priority Access	2.6	0.5	5.8			2.5	SCLK
BMS⁵	Boot Memory Select			4.2	1.0	0.9	2.5	SCLK
FLAG3–0 <sup>6</sup>	FLAG Pins			4.2	1.0	1.0	4.0	SCLK
RESET <sup>4, 7</sup>	Global Reset							SCLK
TMS <sup>4</sup>	Test Mode Select (JTAG)	1.5	1.0					ТСК
TDI⁴	Test Data Input (JTAG)	1.5	1.0					ТСК
TDO	Test Data Output (JTAG)			6.0	1.0	1.0	5.0	TCK_FE <sup>8</sup>
TRST <sup>4, 7, 9</sup>	Test Reset (JTAG)							ТСК
BM⁵	Bus Master Debug Aid Only			4.2	1.0			SCLK
EMU <sup>10</sup>	Emulation			5.5			5.0	TCK or LCLK
JTAG_SYS_IN <sup>11</sup>	System Input	1.5	11.0	_			_	TCK
JTAG_SYS_OUT <sup>12</sup>	System Output			16.0			_	TCK_FE <sup>8</sup>
ID2-0 <sup>9</sup>	Chip ID—Must Be Constant			_			_	
CONTROLIMP2-09	Static Pins—Must Be Constant							
DS2-0 <sup>9</sup>	Static Pins—Must Be Constant							
LCLKRAT2-0 <sup>9</sup>	Static Pins—Must Be Constant							
SCLKFREQ <sup>9</sup>	Static Pins—Must Be Constant							

<sup>1</sup> The output valid (max) value in this column applies for the standard 30 pF capacitive load used in testing. To see how output valid varies with capacitive loading, see Figure 40 on Page 36.

<sup>2</sup> The external port protocols employ bus IDLE cycles for bus mastership transitions as well as slave address boundary crossings to avoid any potential bus contention. The apparent driver overlap, due to output disables being larger than output enables, is not actual.

 ${}^{3}\overline{\text{CPA}}$  and  $\overline{\text{DPA}}$  pins are open drains and have 0.5 k $\Omega$  internal pull-ups.

<sup>4</sup> These input pins have Schmitt triggers and therefore do not need to be synchronized to a clock reference. These synchronous specifications only apply for recognition in the current clock reference cycle.

<sup>5</sup> This pin is a strap option. During reset, an internal resistor pulls the pin low.

<sup>6</sup> For input specifications, see Table 21.

<sup>7</sup> For additional requirement details, see Reset and Booting on Page 9.

<sup>8</sup> TCK\_FE indicates TCK falling edge.

 $^9$  These pins may change only during reset; recommend connecting it to  $V_{\text{DD}\_\text{IO}}/V_{\text{SS}}$ 

<sup>10</sup>Reference clock depends on function.

<sup>11</sup>System inputs are: IRQ3-0, BMS, LCLKRAT2-0, SCLKFREQ, BM, TMR0E, FLAG3-0, ID2-0, BRST, WRH, WRL, RD, MSSD, SDCKE, SDWE, CAS, RAS, ADDR31-0, DATA63-0, DPA, CPA, HBG, BOFF, HBR, ACK, BR7-0, L0CLKIN, L0DAT7-0, L1CLKIN, L1DAT7-0, L2CLKIN, L2DAT7-0, L2DIR, L3CLKIN, L3DAT7-0, DS2-0, CONTROLIMP2-0, RESET, DMAR3-0.

<sup>12</sup>System outputs are: BMS, BM, BUSLOCK, TMR0E, FLAG3-0, FLYBY, IOEN, MSH, BRST, WRH, WRL, RD, MS1-0, HDQM, LDQM, MSSD, SDCKE, SDWE, CAS, RAS, ADDR31-0, DATA63-0, DPA, CPA, HBG, ACK, BR7-0, L0CLKOUT, L0DAT7-0, L0DIR, L1CLKOUT, L1DAT7-0, L1DIR, L2CLKOUT, L2DAT7-0, L2DIR, L3CLKOUT, L3DAT7-0, L3DIR, EMU.

#### Table 28. AC Signal Specifications (for 16.7 ns <SCLK <25 ns) (All values in this table are in nanoseconds)

Name	Description	Input Setup (min)	Input Hold (min)	Output Valid (max) <sup>1</sup>	Output Hold (min)	Output Enable (min) <sup>2</sup>	Output Disable (max) <sup>2</sup>	Reference Clock
ADDR31-0	External Address Bus	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
DATA63-0	External Data Bus	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
MSH	Memory Select Host Line			4.2	0.8	0.3	2.5	SCLK
MSSD	Memory Select SDRAM Line	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
MS1-0	Memory Select for Static Blocks			4.2	0.8	0.3	2.5	SCLK
RD	Memory Read	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
WRL	Write Low Word	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
WRH	Write High Word	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
ACK	Acknowledge for Data	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
SDCKE	SDRAM Clock Enable	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
RAS	Row Address Select	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
CAS	Column Address Select	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
SDWE	SDRAM Write Enable	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
LDQM	Low Word SDRAM Data Mask			4.2	0.8	0.3	2.5	SCLK
HDQM	High Word SDRAM Data Mask			4.2	0.8	0.3	2.5	SCLK
SDA10	SDRAM ADDR10			4.2	0.8	0.3	2.5	SCLK
HBR	Host Bus Request	2.8	0.5					SCLK
HBG	Host Bus Grant	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
BOFF	Back Off Request	2.8	0.5					SCLK
BUSLOCK	Bus Lock			4.2	0.8	0.3	2.5	SCLK
BRST	Burst Access	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
BR7-0	Multiprocessing Bus Request	2.8	0.5	4.2	0.8			SCLK
FLYBY	Flyby Mode Selection			4.2	0.8	0.3	2.5	SCLK
IOEN	Flyby Mode I/O Enable			4.2	0.8	0.3	2.5	SCLK
CPA 3,4	Core Priority Access	2.8	0.5	5.8			2.5	SCLK
DPA <sup>3, 4</sup>	DMA Priority Access	2.8	0.5	5.8			2.5	SCLK
BMS⁵	Boot Memory Select			4.2	0.8	0.3	2.5	SCLK
FLAG3-0 <sup>6</sup>	FLAG Pins			4.2	1.0	1.0	4.0	SCLK

Name	Description	Input Setup (min)	Input Hold (min)	Output Valid (max) <sup>1</sup>	Output Hold (min)	Output Enable (min) <sup>2</sup>	Output Disable (max) <sup>2</sup>	Reference Clock
RESET <sup>4, 7</sup>	Global Reset							SCLK
TMS <sup>4</sup>	Test Mode Select (JTAG)	1.5	1.0					ТСК
TDI <sup>4</sup>	Test Data Input (JTAG)	1.5	1.0					ТСК
TDO	Test Data Output (JTAG)			6.0	1.0	1.0	5.0	TCK_FE <sup>8</sup>
TRST <sup>4, 7, 9</sup>	Test Reset (JTAG)							ТСК
BM⁵	Bus Master Debug Aid Only			4.2	0.8			SCLK
EMU <sup>10</sup>	Emulation			5.5			5.0	TCK or LCLK
JTAG_SYS_IN <sup>11</sup>	System Input	1.5	11.0					ТСК
JTAG_SYS_OUT <sup>12</sup>	System Output			16.0				TCK_FE <sup>8</sup>
ID2-0 <sup>9</sup>	Chip ID—Must Be Constant							
CONTROLIMP2-09	Static Pins—Must Be Constant							
DS2-0 <sup>9</sup>	Static Pins—Must Be Constant							
LCLKRAT2-0 <sup>9</sup>	Static Pins—Must Be Constant							
SCLKFREQ <sup>9</sup>	Static Pins—Must Be Constant							

Table 28. AC Signal Specifications (for 16.7 ns <SCLK <25 ns) (All values in this table are in nanoseconds) (Continued)

<sup>1</sup>The output valid (max) value in this column applies for the standard 30 pF capacitive load used in testing. To see how output valid varies with capacitive loading, see Figure 40 on Page 36.

<sup>2</sup> The external port protocols employ bus IDLE cycles for bus mastership transitions as well as slave address boundary crossings to avoid any potential bus contention. The apparent driver overlap, due to output disables being larger than output enables, is not actual.

 $^3\overline{\text{CPA}}$  and  $\overline{\text{DPA}}$  pins are open drains and have 0.5 k $\Omega$  internal pull-ups.

<sup>4</sup> These input pins have Schmitt triggers and therefore do not need to be synchronized to a clock reference. These synchronous specifications only apply for recognition in the current clock reference cycle.

<sup>5</sup> This pin is a strap option. During reset, an internal resistor pulls the pin low.

<sup>6</sup> For input specifications, see Table 21.

<sup>7</sup> For additional requirement details, see Reset and Booting on Page 9.

<sup>8</sup> TCK\_FE indicates TCK falling edge.

 $^9$  These pins may change only during reset; recommend connecting it to  $V_{DD\_IO}/V_{SS}.$ 

<sup>10</sup>Reference clock depends on function.

<sup>11</sup>System inputs are: IRQ3-0, BMS, LCLKRAT2-0, SCLKFREQ, BM, TMR0E, FLAG3-0, ID2-0, BRST, WRH, WRL, RD, MSSD, SDCKE, SDWE, CAS, RAS, ADDR31-0, DATA63-0, DPA, CPA, HBG, BOFF, HBR, ACK, BR7-0, L0CLKIN, L0DAT7-0, L1CLKIN, L1DAT7-0, L2CLKIN, L2DAT7-0, L2DIR, L3CLKIN, L3DAT7-0, DS2-0, CONTROLIMP2-0, RESET, DMAR3-0.

<sup>12</sup>System outputs are: BMS, BM, BUSLOCK, TMR0E, FLAG3-0, FLYBY, IOEN, MSH, BRST, WRH, WRL, RD, MS1-0, HDQM, LDQM, MSSD, SDCKE, SDWE, CAS, RAS, ADDR31-0, DATA63-0, DPA, CPA, HBG, ACK, BR7-0, L0CLKOUT, L0DAT7-0, L0DIR, L1CLKOUT, L1DAT7-0, L1DIR, L2CLKOUT, L2DAT7-0, L2DIR, L3CLKOUT, L3DAT7-0, L3DIR, EMU.




Figure 16. General AC Parameters Timing

#### Table 30. Link Ports—Receive

Parameter		Min	Max	Unit
Timing Requir	ements			
t <sub>LxCLK_Rx</sub> 1, 2	Receive Link Clock Period	$0.9 \times LR \times t_{CCLK}$	$1.1 \times LR \times t_{CCLK}$	ns
t <sub>LxCLKH_Rx</sub> <sup>3</sup>	Receive Link Clock Width High	$0.33 \times t_{LxCLK\_Rx}$	$0.66 \times t_{\text{LxCLK}_{\text{Rx}}}$	ns
t <sub>LxCLKH_Rx</sub> <sup>4</sup>	Receive Link Clock Width High	$0.4 \times t_{\text{LxCLK}_{\text{Rx}}}$	$0.6 \times t_{\text{LxCLK}_{\text{Rx}}}$	ns
t <sub>LxCLKL_Rx</sub> <sup>3</sup>	Receive Link Clock Width Low	$0.33 \times t_{\text{LxCLK}\_\text{Rx}}$	$0.66 \times t_{\text{LxCLK}\_\text{Rx}}$	ns
t <sub>LxCLKL_Rx</sub> 4	Receive Link Clock Width Low	$0.4 \times t_{\text{LxCLK}_{\text{Rx}}}$	$0.6 \times t_{\text{LxCLK}_{\text{Rx}}}$	ns
t <sub>DIS</sub>	LxDAT7–0 Input Setup	0.6		ns
t <sub>DIH</sub>	LxDAT7–0 Input Hold	0.6		ns
Switching Cho	racteristics			
t <sub>CONNV</sub>	Connectivity Pulse Valid	0	$2.5 \times t_{\text{LxCLK}_{\text{Rx}}}$	ns
t <sub>CONNOW</sub>	Connectivity Pulse Output Width	$1.5 \times t_{\text{LxCLK}_{\text{Rx}}}$		ns

<sup>1</sup> The link clock ratio (LR) is 2, 3, 4, or 8 as set by the SPD bits in the LCTLx register.

 $^2$  The maximum LxCLK is 125 MHz. LR = 2 may not be used when CCLK  $\geq$  250 MHz.

<sup>3</sup> The formula for this parameter applies when LR is 2.

<sup>4</sup> The formula for this parameter applies when LR is 3, 4, or 8.




Figure 18. Link Ports—Receive

## **OUTPUT DRIVE CURRENTS**

Figure 21 through Figure 28 show typical I–V characteristics for the output drivers of the ADSP-TS101S. The curves in these diagrams represent the current drive capability of the output drivers as a function of output voltage over the range of drive strengths. For complete output driver characteristics, refer to IBIS models, available on the Analog Devices website, www.analog.com.




Figure 21. Typical Drive Currents at Strength 0




Figure 22. Typical Drive Currents at Strength 1




Figure 23. Typical Drive Currents at Strength 2




Figure 24. Typical Drive Currents at Strength 3

Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic
F22	TMR0E	G22	FLAG0	H22	ID1	J22	MSH	K22	WRL
L1	L3CLKIN	M1	L1DAT0	N1	L1DAT3	P1	L1DAT4	R1	L1DAT6
L2	NC	M2	L1DAT2	N2	L1DAT5	P2	L1CLKOUT	R2	DATA32
L3	L3DIR	M3	L1DAT1	N3	L1DAT7	P3	L1CLKIN	R3	DATA33
L4	V <sub>DD_IO</sub>	M4	V <sub>DD_IO</sub>	N4	V <sub>DD_IO</sub>	P4	V <sub>DD_IO</sub>	R4	V <sub>DD_IO</sub>
L5	V <sub>DD</sub>	M5	V <sub>SS</sub>	N5	V <sub>DD_IO</sub>	P5	V <sub>DD</sub>	R5	V <sub>DD</sub>
L6	V <sub>ss</sub>	M6	V <sub>SS</sub>	N6	V <sub>SS</sub>	P6	V <sub>ss</sub>	R6	V <sub>ss</sub>
L7	V <sub>ss</sub>	M7	V <sub>SS</sub>	N7	V <sub>SS</sub>	P7	V <sub>SS</sub>	R7	V <sub>ss</sub>
L8	V <sub>ss</sub>	M8	V <sub>SS</sub>	N8	V <sub>SS</sub>	P8	V <sub>SS</sub>	R8	V <sub>SS</sub>
L9	V <sub>ss</sub>	M9	V <sub>SS</sub>	N9	V <sub>SS</sub>	P9	V <sub>SS</sub>	R9	V <sub>SS</sub>
L10	V <sub>ss</sub>	M10	V <sub>SS</sub>	N10	V <sub>SS</sub>	P10	V <sub>SS</sub>	R10	V <sub>ss</sub>
L11	V <sub>ss</sub>	M11	V <sub>SS</sub>	N11	V <sub>SS</sub>	P11	V <sub>SS</sub>	R11	V <sub>ss</sub>
L12	V <sub>ss</sub>	M12	V <sub>SS</sub>	N12	V <sub>SS</sub>	P12	V <sub>SS</sub>	R12	V <sub>ss</sub>
L13	V <sub>ss</sub>	M13	V <sub>SS</sub>	N13	V <sub>SS</sub>	P13	V <sub>SS</sub>	R13	V <sub>ss</sub>
L14	V <sub>ss</sub>	M14	V <sub>SS</sub>	N14	V <sub>ss</sub>	P14	V <sub>SS</sub>	R14	V <sub>ss</sub>
L15	V <sub>SS</sub>	M15	V <sub>ss</sub>	N15	V <sub>SS</sub>	P15	V <sub>ss</sub>	R15	V <sub>SS</sub>
L16	V <sub>SS</sub>	M16	V <sub>ss</sub>	N16	V <sub>SS</sub>	P16	V <sub>ss</sub>	R16	V <sub>SS</sub>
L17	V <sub>SS</sub>	M17	V <sub>SS</sub>	N17	V <sub>SS</sub>	P17	V <sub>SS</sub>	R17	V <sub>SS</sub>
L18	V <sub>DD_IO</sub>	M18	V <sub>DD_IO</sub>	N18	V <sub>DD</sub>	P18	V <sub>DD_IO</sub>	R18	V <sub>DD</sub>
L19	V <sub>DD_IO</sub>	M19	V <sub>DD</sub>	N19	V <sub>DD_IO</sub>	P19	V <sub>DD_IO</sub>	R19	V <sub>DD_IO</sub>
L20	BRST	M20	HDQM	N20	SDWE	P20	ADDR31	R20	ADDR28
L21	WRH	M21	MSO	N21	MSSD	P21	RAS	R21	ADDR29
L22	RD	M22	MS1	N22	LDQM	P22	SDCKE	R22	CAS
 T1	L1DIR	U1	NC	V1	DATA34	W1	DATA40	Y1	DATA42
T2	DATA36	U2	DATA38	V2	DATA41	W2	DATA43	Y2	DATA45
ТЗ	DATA37	U3	DATA39	V3	DATA35	W3	DATA46	Y3	L2DAT5
T4	V <sub>DD_IO</sub>	U4	V <sub>DD_IO</sub>	V4	V <sub>DD_IO</sub>	W4	V <sub>DD_IO</sub>	Y4	DATA48
T5	V <sub>DD</sub>	U5	V <sub>DD</sub>	V5	V <sub>DD</sub>	W5	V <sub>DD_IO</sub>	Y5	DATA52
T6	V <sub>ss</sub>	U6	V <sub>ss</sub>	V6	V <sub>DD</sub>	W6	V <sub>DD_IO</sub>	Y6	DATA58
Τ7	V <sub>SS</sub>	U7	V <sub>SS</sub>	V7	V <sub>DD_IO</sub>	W7	V <sub>DD_IO</sub>	Y7	DATA60
T8	V <sub>SS</sub>	U8	V <sub>ss</sub>	V8	V <sub>DD</sub>	W8	V <sub>DD_IO</sub>	Y8	DATA63
Т9	V <sub>SS</sub>	U9	V <sub>SS</sub>	V9	V <sub>DD</sub>	W9	V <sub>DD_IO</sub>	Y9	L2DAT4
T10	V <sub>SS</sub>	U10	V <sub>SS</sub>	V10	V <sub>DD</sub>	W10	V <sub>DD_IO</sub>	Y10	L2CLKOUT
T11	V <sub>SS</sub>	U11	V <sub>SS</sub>	V11	V <sub>DD</sub>	W11	V <sub>DD_IO</sub>	Y11	NC
T12	V <sub>ss</sub>	U12	V <sub>ss</sub>	V12	V <sub>DD_IO</sub>	W12	V <sub>DD_IO</sub>	Y12	BR4
T13	V <sub>ss</sub>	U13	V <sub>ss</sub>	V13	V <sub>DD</sub>	W13	V <sub>DD_IO</sub>	Y13	ACK
T14	V <sub>SS</sub>	U14	V <sub>SS</sub>	V14	V <sub>ss</sub>	W14	V <sub>DD_IO</sub>	Y14	CPA
T15	V <sub>SS</sub>	U15	V <sub>SS</sub>	V15	V <sub>DD</sub>	W15	V <sub>DD_IO</sub>	Y15	ADDR0
T16	V <sub>SS</sub>	U16	V <sub>ss</sub>	V16	V <sub>DD</sub>	W16	V <sub>DD_IO</sub>	Y16	BR7
T17	V <sub>SS</sub>	U17	V <sub>SS</sub>	V17	V <sub>DD</sub>	W10	V <sub>DD_IO</sub>	Y17	HBG
T18	V <sub>DD</sub>	U18	V <sub>SS</sub> V <sub>DD</sub>	V17	V <sub>DD</sub>	W18	V <sub>DD_IO</sub>	Y18	ADDR1
T19	V <sub>DD_IO</sub>	U19	V <sub>DD_IO</sub>	V10 V19	V <sub>DD_IO</sub>	W10	V <sub>DD_IO</sub>	Y19	ADDR11
T20	ADDR23	U20	ADDR30	V19 V20	ADDR14	W20	ADDR12	Y20	ADDR21
T21	ADDR25	U21	ADDR22	V20 V21	ADDR19	W20 W21	ADDR17	Y21	ADDR21
171								1141	

Table 35. 484-Ball (19 mm  $\times$  19 mm) PBGA Pin Assignments (Continued)




Figure 44. 625-Ball PBGA (B-625)

### SURFACE-MOUNT DESIGN

The following table is provided as an aide to PCB design. For industry-standard design recommendations, refer to IPC-7351, *Generic Requirements for Surface-Mount Design and Land Pattern Standard*.

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size
625-ball (27 mm) PBGA	Solder Mask Defined (SMD)	0.45 mm diameter	0.60 mm diameter
484-ball (19 mm) PBGA	Solder Mask Defined (SMD)	0.40 mm diameter	0.53 mm diameter

### **ORDERING GUIDE**

Part Number <sup>1, 2, 3, 4</sup>	Temperature Range (Case)	Core Clock (CCLK) Rate⁵	On-Chip SRAM	Package Description	Package Option
ADSP-TS101SAB1-000	-40°C to +85°C	250 MHz	6M Bit	625-Ball Plastic Ball Grid Array (PBGA)	B-625 <sup>6</sup>
ADSP-TS101SAB1-100	–40°C to +85°C	300 MHz	6M Bit	625-Ball Plastic Ball Grid Array (PBGA)	B-625 <sup>6</sup>
ADSP-TS101SAB1Z000	-40°C to +85°C	250 MHz	6M Bit	625-Ball Plastic Ball Grid Array (PBGA)	B-625 <sup>6</sup>
ADSP-TS101SAB1Z100	–40°C to +85°C	300 MHz	6M Bit	625-Ball Plastic Ball Grid Array (PBGA)	B-625 <sup>6</sup>
ADSP-TS101SAB2-000	–40°C to +85°C	250 MHz	6M Bit	484-Ball Plastic Ball Grid Array (PBGA)	B-484 <sup>7</sup>
ADSP-TS101SAB2-100	–40°C to +85°C	300 MHz	6M Bit	484-Ball Plastic Ball Grid Array (PBGA)	B-484 <sup>7</sup>
ADSP-TS101SAB2Z000	–40°C to +85°C	250 MHz	6M Bit	484-Ball Plastic Ball Grid Array (PBGA)	B-484 <sup>7</sup>
ADSP-TS101SAB2Z100	–40°C to +85°C	300 MHz	6M Bit	484-Ball Plastic Ball Grid Array (PBGA)	B-484 <sup>7</sup>

 $^1\mathrm{S}$  indicates 1.2 V and 3.3 V supplies.

<sup>2</sup> A indicates -40°C to +85°C temperature.
<sup>3</sup> 000 indicates 250 MHz speed grade; 100 indicates 300 MHz speed grade.

<sup>4</sup>Z indicates RoHS compliant part.

<sup>5</sup> The instruction rate runs at the internal DSP clock (CCLK) rate.
<sup>6</sup> The B-625 package measures 27 mm × 27 mm.
<sup>7</sup> The B-484 package measures 19 mm × 19 mm.