

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

#### Details

Product Status	Obsolete
Type	Fixed/Floating Point
Interface	Host Interface, Link Port, Multi-Processor
Clock Rate	250MHz
Non-Volatile Memory	External
On-Chip RAM	768kB
Voltage - I/O	3.30V
Voltage - Core	1.20V
Operating Temperature	-40°C ~ 85°C (TC)
Mounting Type	Surface Mount
Package / Case	484-BFBGA
Supplier Device Package	484-PBGA (19x19)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/adsp-ts101sab2-000">https://www.e-xfl.com/product-detail/analog-devices/adsp-ts101sab2-000</a>

Debugging both C/C++ and assembly programs with the VisualDSP++ debugger, programmers can:

- View mixed C/C++ and assembly code (interleaved source and object information)
- Insert breakpoints
- Set conditional breakpoints on registers, memory, and stacks
- Trace instruction execution
- Perform linear or statistical profiling of program execution
- Fill, dump, and graphically plot the contents of memory
- Perform source level debugging
- Create custom debugger windows

The VisualDSP++ integrated development and debugging environment (IDDE) lets programmers define and manage DSP software development. Its dialog boxes and property pages let programmers configure and manage all of the TigerSHARC development tools, including the color syntax highlighting in the VisualDSP++ editor. This capability permits programmers to:

- Control how the development tools process inputs and generate outputs
- Maintain a one-to-one correspondence with the tool's command-line switches

The VisualDSP++ Kernel (VDK) incorporates scheduling and resource management tailored specifically to address the memory and timing constraints of DSP programming. These capabilities enable engineers to develop code more effectively, eliminating the need to start from the very beginning, when developing new application code. The VDK features include threads, critical and unscheduled regions, semaphores, events, and device flags. The VDK also supports priority-based, preemptive, cooperative, and time-sliced scheduling approaches. In addition, the VDK was designed to be scalable. If the application does not use a specific feature, the support code for that feature is excluded from the target system.

Because the VDK is a library, a developer can decide whether to use it or not. The VDK is integrated into the VisualDSP++ development environment, but can also be used via standard command-line tools. When the VDK is used, the development environment assists the developer with many error-prone tasks and assists in managing system resources, automating the generation of various VDK-based objects, and visualizing the system state, when debugging an application that uses the VDK.

Use the Expert Linker to visually manipulate the placement of code and data on the embedded system. View memory utilization in a color-coded graphical form, easily move code and data to different areas of the DSP or external memory with a drag of the mouse, examine run-time stack and heap usage. The Expert Linker is fully compatible with existing linker definition file (LDF), allowing the developer to move between the graphical and textual environments.

Analog Devices DSP emulators use the IEEE 1149.1 JTAG Test Access Port of the ADSP-TS101S processor to monitor and control the target board processor during emulation. The emulator provides full speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the TigerSHARC processor family. Hardware tools include TigerSHARC processor PC plug-in cards. Third-party software tools include DSP libraries, real-time operating systems, and block diagram design tools.

## DESIGNING AN EMULATOR-COMPATIBLE DSP BOARD (TARGET)

The Analog Devices family of emulators are tools that every DSP developer needs to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG test access port (TAP) on each JTAG DSP. The emulator uses the TAP to access the internal features of the DSP, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The DSP must be halted to send data and commands, but once an operation has been completed by the emulator, the DSP system is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, multiprocessor scan chains, signal buffering, signal termination, and emulator pod logic, see *EE-68: Analog Devices JTAG Emulation Technical Reference* on the Analog Devices website ([www.analog.com](http://www.analog.com))—use site search on “EE-68.” This document is updated regularly to keep pace with improvements to emulator support.

## ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-TS101S processor's architecture and functionality. For detailed information on the ADSP-TS101S processor's core architecture and instruction set, see the *ADSP-TS101 TigerSHARC Processor Programming Reference* and the *ADSP-TS101 TigerSHARC Processor Hardware Reference*. For detailed information on the development tools for this processor, see the *VisualDSP++ User's Guide*.

## PIN FUNCTION DESCRIPTIONS

While most of the ADSP-TS101S processor's input pins are normally synchronous—tied to a specific clock—a few are asynchronous. For these asynchronous signals, an on-chip synchronization circuit prevents metastability problems. The synchronous ac specification for asynchronous signals is used only when predictable cycle-by-cycle behavior is required.

All inputs are sampled by a clock reference, therefore input specifications (asynchronous minimum pulse widths or synchronous input setup and hold) must be met to guarantee recognition.

### PIN STATES AT RESET

The output pins can be three-stated during normal operation. The DSP three-states all outputs during reset, allowing these pins to get to their internal pull-up or pull-down state. Some output pins (control signals) have a pull-up or pull-down that maintains a known value during transitions between different drivers.

### PIN DEFINITIONS

The Type column in the following pin definitions tables describes the pin type, when the pin is used in the system. The Term (for termination) column describes the pin termination type if the pin is not used by the system. Note that some pins are always used (indicated with au symbol).

**Table 3. Pin Definitions—Clocks and Reset**

Signal	Type	Term	Description
LCLK_N	I	au	Local Clock Reference. Connect this pin to $V_{REF}$ as shown in <a href="#">Figure 6</a> .
LCLK_P	I	au	Local Clock Input. DSP clock input. The instruction cycle rate = $n \times LCLK$ , where n is user-programmable to 2, 2.5, 3, 3.5, 4, 5, or 6. <a href="#">For more information, see Clock Domains on Page 9</a> .
LCLKRAT2-0 <sup>1</sup>	I (pd <sup>2</sup> )	au	LCLK Ratio. The DSP's core clock (instruction cycle rate) = $n \times LCLK$ , where n is user-programmable to 2, 2.5, 3, 3.5, 4, 5, or 6 as shown in <a href="#">Table 4</a> . These pins must have a constant value while the DSP is powered.
SCLK_N	I	au	System Clock Reference. Connect this pin to $V_{REF}$ as shown in <a href="#">Figure 6</a> .
SCLK_P	I	au	System Clock Input. The DSP's system input clock for cluster bus. This pin must be connected to the same clock source as LCLK_P. <a href="#">For more information, see Clock Domains on Page 9</a> .
SCLKFREQ <sup>3</sup>	I (pu <sup>2</sup> )	au	SCLK Frequency. SCLKFREQ = 1 is required. The SCLKFREQ pin must have a constant value while the DSP is powered.
$\overline{RESET}$	I/A	au	Reset. Sets the DSP to a known state and causes program to be in idle state. $\overline{RESET}$ must be asserted at specified time according to the type of reset operation. For details, see <a href="#">Reset and Booting on Page 9</a> .

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to  $V_{SS}$ ; epu = external pull-up approximately 10 k $\Omega$  to  $V_{DDIO}$ ; nc = not connected; au = always used.

<sup>1</sup> The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

<sup>2</sup> See [Electrical Characteristics on Page 20](#) for maximum and minimum current consumption for pull-up and pull-down resistances.

<sup>3</sup> The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

**Table 4. LCLK Ratio**

LCLKRAT2-0	Ratio
000 (default)	2
001	2.5
010	3
011	3.5
100	4
101	5
110	6
111	Reserved

# ADSP-TS101S

Table 5. Pin Definitions—External Port Bus Controls (Continued)

Signal	Type	Term	Description
$\overline{MSH}^2$	O/T (pu <sup>3</sup> )	nc	Memory Select Host. $\overline{MSH}$ is asserted whenever the DSP accesses the host address space (ADDR31:28 $\neq$ 0b0000). $\overline{MSH}$ is a decoded memory address pin that changes concurrently with ADDR pins. In a multiprocessor system, the bus master DSP drives $\overline{MSH}$ .
$\overline{BRST}^2$	I/O/T (pu <sup>3</sup> )	nc	Burst. The current bus master (DSP or host) asserts this pin to indicate that it is reading or writing data associated with consecutive addresses. A slave device can ignore addresses after the first one and increment an internal address counter after each transfer. For host-to-DSP burst accesses, the DSP increments the address automatically while $\overline{BRST}$ is asserted.

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 10 k $\Omega$  to V<sub>DD-I/O</sub>; nc = not connected; au = always used.

<sup>1</sup> The address and data buses may float for several cycles during bus mastership transitions between a TigerSHARC processor and a host. Floating in this case means that these inputs are not driven by any source and that dc-biased terminations are not present. It is not necessary to add pull-ups as there are no reliability issues and the worst-case power consumption for these floating inputs is negligible. Unconnected address pins may require pull-ups or pull-downs to avoid erroneous slave accesses, depending on the system. Unconnected data pins may be left floating.

<sup>2</sup> The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

<sup>3</sup> See [Electrical Characteristics on Page 20](#) for maximum and minimum current consumption for pull-up and pull-down resistances.

<sup>4</sup> The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

Table 6. Pin Definitions—External Port Arbitration

Signal	Type	Term	Description
BR7–0	I/O	epu	Multiprocessing Bus Request Pins. Used by the DSPs in a multiprocessor system to arbitrate for bus mastership. Each DSP drives its own $\overline{BRx}$ line (corresponding to the value of its ID2–0 inputs) and monitors all others. In systems with fewer than eight DSPs, set the unused $\overline{BRx}$ pins high.
ID2–0 <sup>1</sup>	I (pd <sup>2</sup> )	au	Multiprocessor ID. Indicates the DSP's ID. From the ID, the DSP determines its order in a multiprocessor system. These pins also indicate to the DSP which bus request ( $\overline{BR0}$ – $\overline{BR7}$ ) to assert when requesting the bus: 000 = $\overline{BR0}$ , 001 = $\overline{BR1}$ , 010 = $\overline{BR2}$ , 011 = $\overline{BR3}$ , 100 = $\overline{BR4}$ , 101 = $\overline{BR5}$ , 110 = $\overline{BR6}$ , or 111 = $\overline{BR7}$ . ID2–0 must have a constant value during system operation and can change during reset only.
$\overline{BM}^1$	O (pd <sup>2</sup> )	au	Bus Master. The current bus master DSP asserts $\overline{BM}$ . For debugging only. At reset this is a strap pin. For more information, see <a href="#">Table 16 on Page 19</a> .
$\overline{BOFF}$	I	epu	Back Off. A deadlock situation can occur when the host and a DSP try to read from each other's bus at the same time. When deadlock occurs, the host can assert $\overline{BOFF}$ to force the DSP to relinquish the bus before completing its outstanding transaction, but only if the outstanding transaction is to host memory space ( $\overline{MSH}$ ).
$\overline{BUSLOCK}^3$	O/T (pu <sup>2</sup> )	nc	Bus Lock Indication. Provides an indication that the current bus master has locked the bus.
$\overline{HBR}$	I	epu	Host Bus Request. A host must assert $\overline{HBR}$ to request control of the DSP's external bus. When $\overline{HBR}$ is asserted in a multiprocessing system, the bus master relinquishes the bus and asserts $\overline{HBG}$ once the outstanding transaction is finished.

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 10 k $\Omega$  to V<sub>DD-I/O</sub>; nc = not connected; au = always used.

Table 6. Pin Definitions—External Port Arbitration (Continued)

Signal	Type	Term	Description
$\overline{\text{HBG}}^3$	I/O/T (pu <sup>2</sup> )	nc	Host Bus Grant. Acknowledges $\overline{\text{HBR}}$ and indicates that the host can take control of the external bus. When relinquishing the bus, the master DSP three-states the ADDR31–0, DATA63–0, $\overline{\text{MSH}}$ , $\overline{\text{MSSD}}$ , MS1–0, RD, $\overline{\text{WRL}}$ , WRH, $\overline{\text{BMS}}$ , BRST, $\overline{\text{FLYBY}}$ , IOEN, RAS, CAS, SDWE, SDA10, SDCKE, LDQM and HDQM pins, and the DSP puts the SDRAM in self-refresh mode. The DSP asserts $\overline{\text{HBG}}$ until the host deasserts $\overline{\text{HBR}}$ . In multiprocessor systems, the current bus master DSP drives $\overline{\text{HBG}}$ , and all slave DSPs monitor $\overline{\text{HBG}}$ .
$\overline{\text{CPA}}$	I/O (o/d)	See next column	Core Priority Access. Asserted while the DSP's core accesses external memory. This pin enables a slave DSP to interrupt a master DSP's background DMA transfers and gain control of the external bus for core-initiated transactions. $\overline{\text{CPA}}$ is an open drain output, connected to all DSPs in the system. The $\overline{\text{CPA}}$ pin has an internal 500 $\Omega$ pull-up resistor, which is only enabled on the DSP with ID2–0 = 0. If ID0 is not used, terminate this pin as either epu or nc. If ID7–1 is not used, terminate this pin as epu.
$\overline{\text{DPA}}$	I/O (o/d)	See next column	DMA Priority Access. Asserted while a high-priority DSP DMA channel accesses external memory. This pin enables a high-priority DMA channel on a slave DSP to interrupt transfers of a normal-priority DMA channel on a master DSP and gain control of the external bus for DMA-initiated transactions. $\overline{\text{DPA}}$ is an open drain output, connected to all DSPs in the system. The $\overline{\text{DPA}}$ pin has an internal 500 $\Omega$ pull-up resistor, which is only enabled on the DSP with ID2–0 = 0. If ID0 is not used, terminate this pin as either epu or nc. If ID7–1 is not used, terminate this pin as epu.

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to  $V_{SS}$ ; epu = external pull-up approximately 10 k $\Omega$  to  $V_{DDIO}$ ; nc = not connected; au = always used.

<sup>1</sup> The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

<sup>2</sup> See [Electrical Characteristics on Page 20](#) for maximum and minimum current consumption for pull-up and pull-down resistances.

<sup>3</sup> The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

Table 7. Pin Definitions—External Port DMA/Flyby

Signal	Type	Term	Description
$\overline{\text{DMAR3-0}}$	I/A	epu	DMA Request Pins. Enable external I/O devices to request DMA services from the DSP. In response to $\overline{\text{DMARx}}$ , the DSP performs DMA transfers according to the DMA channel's initialization. The DSP ignores DMA requests from uninitialized channels.
$\overline{\text{FLYBY}}^1$	O/T (pu <sup>2</sup> )	nc	Flyby Mode. When a DSP DMA channel is initiated in $\overline{\text{FLYBY}}$ mode, it generates flyby transactions on the external bus. During flyby transactions, the DSP asserts $\overline{\text{FLYBY}}$ , which signals the source or destination I/O device to latch the next data or strobe the current data, respectively, and to prepare for the next data on the next cycle.
$\overline{\text{IOEN}}^1$	O/T (pu <sup>2</sup> )	nc	I/O Device Output Enable. Enables the output buffers of an external I/O device for flyby transactions between the device and external memory. Active on flyby transactions.

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to  $V_{SS}$ ; epu = external pull-up approximately 10 k $\Omega$  to  $V_{DDIO}$ ; nc = not connected; au = always used.

<sup>1</sup> The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

<sup>2</sup> See [Electrical Characteristics on Page 20](#) for maximum and minimum current consumption for pull-up and pull-down resistances.

Table 9. Pin Definitions—JTAG Port (Continued)

Signal	Type	Term	Description
TDO	O/T	nc <sup>1</sup>	Test Data Output (JTAG). A serial data output of the scan path.
TMS <sup>2</sup>	I (pu <sup>3</sup> )	nc <sup>1</sup>	Test Mode Select (JTAG). Used to control the test state machine.
$\overline{\text{TRST}}^2$	I/A (pu <sup>3</sup> )	au	Test Reset (JTAG). Resets the test state machine. $\overline{\text{TRST}}$ must be asserted or pulsed low after power-up for proper device operation.

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 10 k $\Omega$  to V<sub>DD-I/O</sub>; nc = not connected; au = always used.

<sup>1</sup> See the reference [Page 11](#) to the JTAG emulation technical reference EE-68.

<sup>2</sup> The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

<sup>3</sup> See [Electrical Characteristics on Page 20](#) for maximum and minimum current consumption for pull-up and pull-down resistances.

Table 10. Pin Definitions—Flags, Interrupts, and Timer

Signal	Type	Term	Description
FLAG3–0 <sup>1</sup>	I/O/A (pd <sup>2</sup> )	nc	FLAG pins. Bidirectional input/output pins can be used as program conditions. Each pin can be configured individually for input or for output. FLAG3–0 are inputs after power-up and reset.
$\overline{\text{IRQ3}}\text{--}0^3$	I/A (pu <sup>2</sup> )	nc	Interrupt Request. When asserted, the DSP generates an interrupt. Each of the $\overline{\text{IRQ3}}\text{--}0$ pins can be independently set for edge triggered or level sensitive operation. After reset, these pins are disabled unless the $\overline{\text{IRQ3}}\text{--}0$ strap option is initialized for booting.
TMR0E <sup>1</sup>	O (pd <sup>2</sup> )	au	Timer 0 expires. This output pulses for four SCLK cycles whenever timer 0 expires. At reset this is a strap pin. For additional information, see <a href="#">Table 16 on Page 19</a> .

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 10 k $\Omega$  to V<sub>DD-I/O</sub>; nc = not connected; au = always used.

<sup>1</sup> The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

<sup>2</sup> See [Electrical Characteristics on Page 20](#) for maximum and minimum current consumption for pull-up and pull-down resistances.

<sup>3</sup> The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

Table 11. Pin Definitions—Link Ports

Signal	Type	Term	Description
L0DAT7–0 <sup>1</sup>	I/O	nc	Link0 Data 7–0
L1DAT7–0 <sup>1</sup>	I/O	nc	Link1 Data 7–0
L2DAT7–0 <sup>1</sup>	I/O	nc	Link2 Data 7–0
L3DAT7–0 <sup>1</sup>	I/O	nc	Link3 Data 7–0
L0CLKOUT	O	nc	Link0 Clock/Acknowledge Output
L1CLKOUT	O	nc	Link1 Clock/Acknowledge Output
L2CLKOUT	O	nc	Link2 Clock/Acknowledge Output
L3CLKOUT	O	nc	Link3 Clock/Acknowledge Output
L0CLKIN	I/A	epu	Link0 Clock/Acknowledge Input
L1CLKIN	I/A	epu	Link1 Clock/Acknowledge Input
L2CLKIN	I/A	epu	Link2 Clock/Acknowledge Input
L3CLKIN	I/A	epu	Link3 Clock/Acknowledge Input
L0DIR	O	nc	Link0 Direction. (0 = input, 1 = output)

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 10 k $\Omega$  to V<sub>DD-I/O</sub>; nc = not connected; au = always used.

**Table 11. Pin Definitions—Link Ports (Continued)**

Signal	Type	Term	Description
L1DIR	O	nc	Link1 Direction. (0 = input, 1 = output)
L2DIR <sup>2</sup>	O (pd <sup>3</sup> )	au	Link2 Direction. (0 = input, 1 = output) At reset this is a strap pin. For more information, see <a href="#">Table 16 on Page 19</a> .
L3DIR	O (pd <sup>3</sup> )	nc	Link3 Direction. (0 = input, 1 = output)

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 10 k $\Omega$  to V<sub>DD-IO</sub>; nc = not connected; au = always used.

<sup>1</sup> The link port data pins, if connected or floated for extended periods (for example, token slave with no token master), do not require pull-ups or pull-downs as there are no reliability issues and the worst-case power consumption for these floating inputs is negligible. Floating in this case means that these inputs are not driven by any source and that dc-biased terminations are not present.

<sup>2</sup> The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

<sup>3</sup> See [Electrical Characteristics on Page 20](#) for maximum and minimum current consumption for pull-up and pull-down resistances.

**Table 12. Pin Definitions—Impedance and Drive Strength Control**

Signal	Type	Term	Description
CONTROLIMP2–1 <sup>1</sup>	I (pu <sup>3</sup> )	au	Impedance Control. For ADC (Address/Data/Controls) and LINK (all link port outputs) signals, the CONTROLIMP2–0 pins control impedance as shown in <a href="#">Table 13</a> . These pins enable or disable dig_ctrl mode. When dig_ctrl: 0 = Disabled (maximum drive strength) 1 = Enabled (use DS2–0 drive strength selection)
CONTROLIMP0 <sup>2</sup>	I (pd <sup>3</sup> )	au	
DS2–0 <sup>1</sup>	I (pu <sup>3</sup> )	au	Digital Drive Strength Selection. Selected as shown in <a href="#">Table 14</a> . For drive strength calculation, see <a href="#">Output Drive Currents on Page 32</a> . The drive strength for some pins is preset, not controlled by the DS2–0 pins. The pins that are always at drive strength 7 (100%) are: CPA, DPA, and EMU.

**Type column symbols:** A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

**Term (for termination) column symbols:** epd = external pull-down approximately 10 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 10 k $\Omega$  to V<sub>DD-IO</sub>; nc = not connected; au = always used.

<sup>1</sup> The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

<sup>2</sup> The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

<sup>3</sup> See [Electrical Characteristics on Page 20](#) for maximum and minimum current consumption for pull-up and pull-down resistances.

**Table 13. Control Impedance Selection**

CONTROLIMP2–0	ADC dig_ctrl	LINK dig_ctrl
000	0	0
001	0	0
010	0	1
011	reserved	reserved
100	1	0
101	reserved	reserved
110 (default)	1	1
111	reserved	reserved

**Table 14. Drive Strength Selection**

DS2–0	Drive Strength
000	Strength 0
001	Strength 1
010	Strength 2
011	Strength 3
100	Strength 4
101	Strength 5
110	Strength 6
111 (default)	Strength 7



# ADSP-TS101S

## SPECIFICATIONS

Note that component specifications are subject to change without notice.

### OPERATING CONDITIONS

Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>DD</sub>	Internal Supply Voltage	1.14		1.26	V
V <sub>DD_A</sub>	Analog Supply Voltage	1.14		1.26	V
V <sub>DD_IO</sub>	I/O Supply Voltage	3.15		3.45	V
T <sub>CASE</sub>	Case Operating Temperature	−40		+85	°C
V <sub>IH</sub>	High Level Input Voltage <sup>1</sup>	@ V <sub>DD</sub> , V <sub>DD_IO</sub> = max		V <sub>DD_IO</sub> + 0.5	V
V <sub>IL</sub>	Low Level Input Voltage <sup>1</sup>	@ V <sub>DD</sub> , V <sub>DD_IO</sub> = min		+0.8	V
I <sub>DD</sub>	V <sub>DD</sub> Supply Current for Typical Activity <sup>2</sup>	@ CCLK = 250 MHz, V <sub>DD</sub> = 1.25 V, T <sub>CASE</sub> = 25°C	1.2		A
I <sub>DD</sub>	V <sub>DD</sub> Supply Current for Typical Activity <sup>2</sup>	@ CCLK = 300 MHz, V <sub>DD</sub> = 1.25 V, T <sub>CASE</sub> = 25°C	1.5		A
I <sub>DDIDLELP</sub>	V <sub>DD</sub> Supply Current for IDLELP Instruction Execution	@ CCLK = 300 MHz, V <sub>DD</sub> = 1.20 V, T <sub>CASE</sub> = 25°C	173		mA
I <sub>DD_IO</sub>	V <sub>DD_IO</sub> Supply Current for Typical Activity <sup>2</sup>	@ SCLK = 100 MHz, V <sub>DD_IO</sub> = 3.3 V, T <sub>CASE</sub> = 25°C	137		mA
I <sub>DD_A</sub>	V <sub>DD_A</sub> Supply Current	@ V <sub>DD</sub> = 1.25 V, T <sub>CASE</sub> = 25°C	25	31.25	mA
V <sub>REF</sub>	Voltage Reference			1.6	V

<sup>1</sup> Applies to input and bidirectional pins.

<sup>2</sup> For details on internal and external power estimation, including: power vector definitions, current usage descriptions, and formulas, see *EE-169, Estimating Power for the ADSP-TS101S* on the Analog Devices website—use site search on “EE-169” ([www.analog.com](http://www.analog.com)). This document is updated regularly to keep pace with silicon revisions.

### ELECTRICAL CHARACTERISTICS

Parameter		Test Conditions	Min	Max	Unit
V <sub>OH</sub>	High Level Output Voltage <sup>1</sup>	@V <sub>DD_IO</sub> = min, I <sub>OH</sub> = −2 mA	2.4		V
V <sub>OL</sub>	Low Level Output Voltage <sup>1</sup>	@V <sub>DD_IO</sub> = min, I <sub>OL</sub> = 4 mA		0.4	V
I <sub>IH</sub>	High Level Input Current <sup>2</sup>	@V <sub>DD_IO</sub> = max, V <sub>IN</sub> = V <sub>DD_IO</sub> max		10	μA
I <sub>IHP</sub>	High Level Input Current (pd) <sup>2</sup>	@V <sub>DD_IO</sub> = max, V <sub>IN</sub> = V <sub>DD_IO</sub> max	17.2	44.5	μA
I <sub>IL</sub>	Low Level Input Current <sup>3</sup>	@V <sub>DD_IO</sub> = max, V <sub>IN</sub> = 0 V		10	μA
I <sub>ILP</sub>	Low Level Input Current (pu) <sup>4</sup>	@V <sub>DD_IO</sub> = max, V <sub>IN</sub> = 0 V	−69	−23	μA
I <sub>OZH</sub>	Three-State Leakage Current High <sup>5, 6</sup>	@V <sub>DD_IO</sub> = max, V <sub>IN</sub> = V <sub>DD_IO</sub> max		10	μA
I <sub>OZHP</sub>	Three-State Leakage Current High (pd) <sup>7</sup>	@V <sub>DD_IO</sub> = max, V <sub>IN</sub> = V <sub>DD_IO</sub> max	17.2	44.5	μA
I <sub>OZL</sub>	Three-State Leakage Current Low <sup>8</sup>	@V <sub>DD_IO</sub> = max, V <sub>IN</sub> = 0 V		10	μA
I <sub>OZLP</sub>	Three-State Leakage Current Low (pu) <sup>9</sup>	@V <sub>DD_IO</sub> = max, V <sub>IN</sub> = 0 V	−69	−23	μA
I <sub>OZLO</sub>	Three-State Leakage Current Low (od) <sup>7</sup>	@V <sub>DD_IO</sub> = max, V <sub>IN</sub> = 0 V	−9.8	−4.6	mA
C <sub>IN</sub>	Input Capacitance <sup>10, 11</sup>	@f <sub>IN</sub> = 1 MHz, T <sub>CASE</sub> = 25°C, V <sub>IN</sub> = 2.5 V		5	pF

<sup>1</sup> Applies to output and bidirectional pins.

<sup>2</sup> Applies to input pins with internal pull-downs (pd).

<sup>3</sup> Applies to input pins without internal pull-ups (pu).

<sup>4</sup> Applies to input pins with internal pull-ups (pu).

<sup>5</sup> Applies to three-stateable pins without internal pull-downs (pd).

<sup>6</sup> Applies to open drain (od) pins with 500 Ω pull-ups (pu).

<sup>7</sup> Applies to three-stateable pins with internal pull-downs (pd).

<sup>8</sup> Applies to three-stateable pins without internal pull-ups (pu).

<sup>9</sup> Applies to three-stateable pins with internal pull-ups (pu).

<sup>10</sup> Applies to all signals.

<sup>11</sup> Guaranteed but not tested.



## ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed in [Table 19](#) may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 17. Absolute Maximum Ratings**

Parameter	Rating
Internal (Core) Supply Voltage ( $V_{DDINT}$ )	–0.3 V to +1.40 V
Analog (PLL) Supply Voltage ( $V_{DDA}$ )	–0.3 V to +1.40 V
External (I/O) Supply Voltage ( $V_{DDEXT}$ )	–0.3 V to +4.6 V
Input Voltage	–0.5 V to $V_{DDIO} + 0.5$ V
Output Voltage Swing	–0.5 V to $V_{DDIO} + 0.5$ V
Storage Temperature Range	–65°C to +150°C

## ESD CAUTION



### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PACKAGE INFORMATION

The information presented in [Figure 7](#) provide details about the package branding for the ADSP-TS101S processors. For a complete listing of product availability, see [Ordering Guide on Page 45](#).



Figure 7. Typical Package Brand

**Table 18. Package Brand Information**

Brand Key	Field Description
t	Temperature Range
pp	Package Type
Z	Lead Free Option (optional)
ccc	See Ordering Guide
LLLLLLLLL-L	Silicon Lot Number
R.R	Silicon Revision
yyww	Date Code
vvvvv	Assembly Lot Code

## TIMING SPECIFICATIONS

With the exception of link port,  $\overline{IRQ3-0}$ ,  $\overline{DMAR3-0}$ , TMR0E, FLAG3–0 (input), and  $\overline{TRST}$  pins, all ac timing for the ADSP-TS101S is relative to a reference clock edge. Because input setup/hold, output valid/hold, and output enable/disable times are relative to a clock edge, the timing data for the ADSP-TS101S has few calculated (formula-based) values. For information on ac timing, see [General AC Timing](#). For information on link port transfer timing, see [Link Ports Data Transfer and Token Switch Timing on Page 29](#).

### General AC Timing

Timing is measured on signals when they cross the 1.5 V level as described in [Figure 16 on Page 28](#). All delays (in nanoseconds) are measured between the point that the first signal reaches 1.5 V and the point that the second signal reaches 1.5 V.

The ac asynchronous timing data for the  $\overline{IRQ3-0}$ ,  $\overline{DMAR3-0}$ , TMR0E, FLAG3–0 (input), and  $\overline{TRST}$  pins appears in [Table 21](#).

The general ac timing data appears in [Table 21](#), [Table 29](#), and [Table 30](#). All ac specifications are measured with the load specified in [Figure 8](#), and with the output drive strength set to strength 4. Output valid and hold are based on standard capacitive loads: 30 pF on all pins. The delay and hold specifications given should be derated by a drive strength related factor for loads other than the nominal value of 30 pF.

In order to calculate the output valid and hold times for different load conditions and/or output drive strengths, refer to [Figure 32 on Page 34](#) through [Figure 39 on Page 36](#) (Rise and Fall Time vs. Load Capacitance) and [Figure 40 on Page 36](#) (Output Valid vs. Load Capacitance and Drive Strength).




Figure 8. Equivalent Device Loading for AC Measurements  
(Includes All Fixtures)

# ADSP-TS101S

For power-up sequencing, power-up reset, and normal reset (hot reset) timing requirements, refer to [Table 26](#) and [Figure 13](#), [Table 27](#) and [Figure 14](#), and [Table 28](#), and [Figure 15](#) respectively.

**Table 19. AC Asynchronous Signal Specifications (All values in this table are in nanoseconds)**

Name	Description	Pulse Width Low (min)	Pulse Width High (min)
$\overline{\text{IRQ3-0}}^1$	Interrupt request input	$t_{\text{CCLK}} + 3 \text{ ns}$	
$\overline{\text{DMAR3-0}}^1$	DMA request input	$t_{\text{CCLK}} + 4 \text{ ns}$	$t_{\text{CCLK}} + 4 \text{ ns}$
$\text{TMR0E}^2$	Timer 0 expired output		$4 \times t_{\text{SCLK}} \text{ ns}$
$\text{FLAG3-0}^{1,3}$	Flag pins input	$3 \times t_{\text{CCLK}} \text{ ns}$	$3 \times t_{\text{CCLK}} \text{ ns}$
$\overline{\text{TRST}}$	JTAG test reset input	1 ns	

<sup>1</sup> These input pins do not need to be synchronized to a clock reference.


<sup>2</sup> This pin is a strap option. During reset, an internal resistor pulls the pin low.

<sup>3</sup> For output specifications, see [Table 29](#) and [Table 30](#).

**Table 20. Reference Clocks—Core Clock (CCLK) Cycle Time**

Parameter	Description	Grade = 100 (300 MHz)		Grade = 000 (250 MHz)		Unit
		Min	Max	Min	Max	
$t_{\text{CCLK}}^1$	Core Clock Cycle Time	3.3	12.5	4.0	12.5	ns

<sup>1</sup> CCLK is the internal processor clock or instruction cycle time. The period of this clock is equal to the system clock period ( $t_{\text{SCLK}}$ ) divided by the system clock ratio (SCLKRAT2-0). For information on available part numbers for different internal processor clock rates, see the [Ordering Guide on Page 45](#).



*Figure 9. Reference Clocks—Core Clock (CCLK) Cycle Time*

**Table 21. Reference Clocks—Local Clock (LCLK) Cycle Time**

Parameter	Description	Min	Max	Unit
$t_{\text{LCLK}}^{1,2,3,4}$	Local Clock Cycle Time	10	25	ns
$t_{\text{LCLKH}}$	Local Clock Cycle High Time	$0.4 \times t_{\text{LCLK}}$	$0.6 \times t_{\text{LCLK}}$	ns
$t_{\text{LCLKL}}$	Local Clock Cycle Low Time	$0.4 \times t_{\text{LCLK}}$	$0.6 \times t_{\text{LCLK}}$	ns
$t_{\text{LCLKJ}}^{5,6}$	Local Clock Jitter Tolerance		500	ps

<sup>1</sup> For more information, see [Table 3 on Page 12](#).


<sup>2</sup> For more information, see [Clock Domains on Page 9](#).

<sup>3</sup> LCLK\_P and SCLK\_P must be connected to the same source.

<sup>4</sup> The value of ( $t_{\text{LCLK}} / \text{LCLKRAT2-0}$ ) must not violate the specification for  $t_{\text{CCLK}}$ .

<sup>5</sup> Actual input jitter should be combined with ac specifications for accurate timing analysis.

<sup>6</sup> Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.



*Figure 10. Reference Clocks—Local Clock (LCLK) Cycle Time*

**Table 22. Reference Clocks—System Clock (SCLK) Cycle Time**

Parameter	Description	Min	Max	Unit
$t_{\text{SCLK}}^{1, 2, 3, 4}$	System Clock Cycle Time	10	25	ns
$t_{\text{SCLKH}}$	System Clock Cycle High Time	$0.4 \times t_{\text{SCLK}}$	$0.6 \times t_{\text{SCLK}}$	ns
$t_{\text{SCLKL}}$	System Clock Cycle Low Time	$0.4 \times t_{\text{SCLK}}$	$0.6 \times t_{\text{SCLK}}$	ns
$t_{\text{SCLKJ}}^{5, 6}$	System Clock Jitter Tolerance		500	ps

<sup>1</sup> For more information, see Table 3 on Page 12.


<sup>2</sup> For more information, see Clock Domains on Page 9.

<sup>3</sup> LCLK\_P and SCLK\_P must be connected to the same source.


<sup>4</sup> The value of ( $t_{\text{SCLK}} / \text{LCLKRAT2-0}$ ) must not violate the specification for  $t_{\text{CCLK}}$ .

<sup>5</sup> Actual input jitter should be combined with ac specifications for accurate timing analysis.

<sup>6</sup> Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.


*Figure 11. Reference Clocks—System Clock (SCLK) Cycle Time***Table 23. Reference Clocks—Test Clock (TCK) Cycle Time**

Parameter	Description	Min	Max	Unit
$t_{\text{TCK}}$	Test Clock (JTAG) Cycle Time	Greater of 30 or $t_{\text{CCLK}} \times 4$		ns
$t_{\text{TCKH}}$	Test Clock (JTAG) Cycle High Time	12.5		ns
$t_{\text{TCKL}}$	Test Clock (JTAG) Cycle Low Time	12.5		ns

*Figure 12. Reference Clocks—Test Clock (TCK) Cycle Time***Table 24. Power-Up Timing<sup>1</sup>**

Parameter	Min	Max	Unit
<i>Timing Requirement</i>			
$t_{\text{VDD\_IO}}$ $V_{\text{DD\_IO}}$ Stable and Within Specification After $V_{\text{DD}}$ and $V_{\text{DD\_A}}$ Are Stable and Within Specification	>0		ms

<sup>1</sup> For information about power supply sequencing and monitoring solutions, please visit <http://www.analog.com/sequencing>.

*Figure 13. Power-Up Sequencing Timing*

# ADSP-TS101S

<sup>1</sup> The output valid (max) value in this column applies for the standard 30 pF capacitive load used in testing. To see how output valid varies with capacitive loading, see [Figure 40 on Page 36](#).

<sup>2</sup> The external port protocols employ bus IDLE cycles for bus mastership transitions as well as slave address boundary crossings to avoid any potential bus contention. The apparent driver overlap, due to output disables being larger than output enables, is not actual.

<sup>3</sup> CPA and DPA pins are open drains and have 0.5 kΩ internal pull-ups.

<sup>4</sup> These input pins have Schmitt triggers and therefore do not need to be synchronized to a clock reference. These synchronous specifications only apply for recognition in the current clock reference cycle.

<sup>5</sup> This pin is a strap option. During reset, an internal resistor pulls the pin low.

<sup>6</sup> For input specifications, see [Table 21](#).

<sup>7</sup> For additional requirement details, see [Reset and Booting on Page 9](#).

<sup>8</sup> TCK\_FE indicates TCK falling edge.

<sup>9</sup> These pins may change only during reset; recommend connecting it to V<sub>DD\_IO</sub>/V<sub>SS</sub>.

<sup>10</sup> Reference clock depends on function.

<sup>11</sup> System inputs are:  $\overline{\text{IRQ3-0}}$ , BMS, LCLKRAT2-0, SCLKFREQ,  $\overline{\text{BM}}$ , TMR0E, FLAG3-0, ID2-0,  $\overline{\text{BRST}}$ ,  $\overline{\text{WRH}}$ ,  $\overline{\text{WRL}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{MSSD}}$ , SDCKE,  $\overline{\text{SDWE}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{RAS}}$ , ADDR31-0, DATA63-0, DPA, CPA, HBG, BOFF, HBR, ACK, BR7-0, L0CLKIN, L0DAT7-0, L1CLKIN, L1DAT7-0, L2CLKIN, L2DAT7-0, L2DIR, L3CLKIN, L3DAT7-0, DS2-0, CONTROLIMP2-0, RESET, DMAR3-0.

<sup>12</sup> System outputs are: BMS,  $\overline{\text{BM}}$ ,  $\overline{\text{BUSLOCK}}$ , TMR0E, FLAG3-0, FLYBY, IOEN,  $\overline{\text{MSH}}$ ,  $\overline{\text{BRST}}$ ,  $\overline{\text{WRH}}$ ,  $\overline{\text{WRL}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{MS1-0}}$ , HDQM, LDQM,  $\overline{\text{MSSD}}$ , SDCKE,  $\overline{\text{SDWE}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{RAS}}$ , ADDR31-0, DATA63-0, DPA, CPA, HBG, ACK, BR7-0, L0CLKOUT, L0DAT7-0, L0DIR, L1CLKOUT, L1DAT7-0, L1DIR, L2CLKOUT, L2DAT7-0, L2DIR, L3CLKOUT, L3DAT7-0, L3DIR, EMU.

**Table 28. AC Signal Specifications (for 16.7 ns < SCLK < 25 ns) (All values in this table are in nanoseconds)**

Name	Description	Input Setup (min)	Input Hold (min)	Output Valid (max) <sup>1</sup>	Output Hold (min)	Output Enable (min) <sup>2</sup>	Output Disable (max) <sup>2</sup>	Reference Clock
ADDR31-0	External Address Bus	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
DATA63-0	External Data Bus	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
$\overline{\text{MSH}}$	Memory Select Host Line			4.2	0.8	0.3	2.5	SCLK
$\overline{\text{MSSD}}$	Memory Select SDRAM Line	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
$\overline{\text{MS1-0}}$	Memory Select for Static Blocks			4.2	0.8	0.3	2.5	SCLK
$\overline{\text{RD}}$	Memory Read	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
$\overline{\text{WRL}}$	Write Low Word	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
$\overline{\text{WRH}}$	Write High Word	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
ACK	Acknowledge for Data	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
SDCKE	SDRAM Clock Enable	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
$\overline{\text{RAS}}$	Row Address Select	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
$\overline{\text{CAS}}$	Column Address Select	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
$\overline{\text{SDWE}}$	SDRAM Write Enable	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
LDQM	Low Word SDRAM Data Mask			4.2	0.8	0.3	2.5	SCLK
HDQM	High Word SDRAM Data Mask			4.2	0.8	0.3	2.5	SCLK
SDA10	SDRAM ADDR10			4.2	0.8	0.3	2.5	SCLK
HBR	Host Bus Request	2.8	0.5					SCLK
HBG	Host Bus Grant	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
BOFF	Back Off Request	2.8	0.5					SCLK
$\overline{\text{BUSLOCK}}$	Bus Lock			4.2	0.8	0.3	2.5	SCLK
$\overline{\text{BRST}}$	Burst Access	2.8	0.5	4.2	0.8	0.3	2.5	SCLK
$\overline{\text{BR7-0}}$	Multiprocessing Bus Request	2.8	0.5	4.2	0.8			SCLK
FLYBY	Flyby Mode Selection			4.2	0.8	0.3	2.5	SCLK
IOEN	Flyby Mode I/O Enable			4.2	0.8	0.3	2.5	SCLK
$\overline{\text{CPA}}$ <sup>3,4</sup>	Core Priority Access	2.8	0.5	5.8			2.5	SCLK
$\overline{\text{DPA}}$ <sup>3,4</sup>	DMA Priority Access	2.8	0.5	5.8			2.5	SCLK
BMS <sup>5</sup>	Boot Memory Select			4.2	0.8	0.3	2.5	SCLK
FLAG3-0 <sup>6</sup>	FLAG Pins			4.2	1.0	1.0	4.0	SCLK

Table 28. AC Signal Specifications (for 16.7 ns &lt; SCLK &lt; 25 ns) (All values in this table are in nanoseconds) (Continued)

Name	Description	Input Setup (min)	Input Hold (min)	Output Valid (max) <sup>1</sup>	Output Hold (min)	Output Enable (min) <sup>2</sup>	Output Disable (max) <sup>2</sup>	Reference Clock
RESET <sup>4,7</sup>	Global Reset							SCLK
TMS <sup>4</sup>	Test Mode Select (JTAG)	1.5	1.0					TCK
TDI <sup>4</sup>	Test Data Input (JTAG)	1.5	1.0					TCK
TDO	Test Data Output (JTAG)			6.0	1.0	1.0	5.0	TCK_FE <sup>8</sup>
TRST <sup>4,7,9</sup>	Test Reset (JTAG)							TCK
BM <sup>5</sup>	Bus Master Debug Aid Only			4.2	0.8			SCLK
EMU <sup>10</sup>	Emulation			5.5			5.0	TCK or LCLK
JTAG_SYS_IN <sup>11</sup>	System Input	1.5	11.0					TCK
JTAG_SYS_OUT <sup>12</sup>	System Output			16.0				TCK_FE <sup>8</sup>
ID2-0 <sup>9</sup>	Chip ID—Must Be Constant							
CONTROLIMP2-0 <sup>9</sup>	Static Pins—Must Be Constant							
DS2-0 <sup>9</sup>	Static Pins—Must Be Constant							
LCLKRAT2-0 <sup>9</sup>	Static Pins—Must Be Constant							
SCLKFREQ <sup>9</sup>	Static Pins—Must Be Constant							

<sup>1</sup> The output valid (max) value in this column applies for the standard 30 pF capacitive load used in testing. To see how output valid varies with capacitive loading, see [Figure 40 on Page 36](#).

<sup>2</sup> The external port protocols employ bus IDLE cycles for bus mastership transitions as well as slave address boundary crossings to avoid any potential bus contention. The apparent driver overlap, due to output disables being larger than output enables, is not actual.

<sup>3</sup> CPA and DPA pins are open drains and have 0.5 kΩ internal pull-ups.

<sup>4</sup> These input pins have Schmitt triggers and therefore do not need to be synchronized to a clock reference. These synchronous specifications only apply for recognition in the current clock reference cycle.

<sup>5</sup> This pin is a strap option. During reset, an internal resistor pulls the pin low.

<sup>6</sup> For input specifications, see [Table 21](#).

<sup>7</sup> For additional requirement details, see [Reset and Booting on Page 9](#).

<sup>8</sup> TCK\_FE indicates TCK falling edge.

<sup>9</sup> These pins may change only during reset; recommend connecting it to V<sub>DD10</sub>/V<sub>SS</sub>.

<sup>10</sup> Reference clock depends on function.

<sup>11</sup> System inputs are: IRQ3-0, BMS, LCLKRAT2-0, SCLKFREQ, BM, TMR0E, FLAG3-0, ID2-0, BRST, WRH, WRL, RD, MSSD, SDCKE, SDWE, CAS, RAS, ADDR31-0, DATA63-0, DPA, CPA, HBG, BOFF, HBR, ACK, BR7-0, L0CLKIN, L0DAT7-0, L1CLKIN, L1DAT7-0, L2CLKIN, L2DAT7-0, L2DIR, L3CLKIN, L3DAT7-0, DS2-0, CONTROLIMP2-0, RESET, DMAR3-0.

<sup>12</sup> System outputs are: BMS, BM, BUSLOCK, TMR0E, FLAG3-0, FLYBY, IOEN, MSH, BRST, WRH, WRL, RD, MSI-0, HDQM, LDQM, MSSD, SDCKE, SDWE, CAS, RAS, ADDR31-0, DATA63-0, DPA, CPA, HBG, ACK, BR7-0, L0CLKOUT, L0DAT7-0, L0DIR, L1CLKOUT, L1DAT7-0, L1DIR, L2CLKOUT, L2DAT7-0, L2DIR, L3CLKOUT, L3DAT7-0, L3DIR, EMU.

### Link Ports Data Transfer and Token Switch Timing

Table 31, Table 32, Table 33, and Table 34 with Figure 17, Figure 18, Figure 19, and Figure 20 provide the timing specifications for the link ports data transfer and token switch.

**Table 29. Link Ports—Transmit**

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
$t_{\text{CONNS}}^1$	Connectivity Pulse Setup	$2 \times t_{\text{CCLK}} + 3.5$		ns
$t_{\text{CONNS}}^2$	Connectivity Pulse Setup	8		ns
$t_{\text{CONNIW}}^3$	Connectivity Pulse Input Width	$t_{\text{LxCLK\_Tx}} + 1$		ns
$t_{\text{ACKS}}$	Acknowledge Setup	$0.5 \times t_{\text{LxCLK\_Tx}}$		ns
<i>Switching Characteristics</i>				
$t_{\text{LxCLK\_Tx}}^4$	Transmit Link Clock Period	$0.9 \times \text{LR} \times t_{\text{CCLK}}$	$1.1 \times \text{LR} \times t_{\text{CCLK}}$	ns
$t_{\text{LxCLKH\_Tx}}^1$	Transmit Link Clock Width High	$0.33 \times t_{\text{LxCLK\_Tx}}$	$0.66 \times t_{\text{LxCLK\_Tx}}$	ns
$t_{\text{LxCLKH\_Tx}}^2$	Transmit Link Clock Width High	$0.4 \times t_{\text{LxCLK\_Tx}}$	$0.6 \times t_{\text{LxCLK\_Tx}}$	ns
$t_{\text{LxCLKL\_Tx}}^1$	Transmit Link Clock Width Low	$0.33 \times t_{\text{LxCLK\_Tx}}$	$0.66 \times t_{\text{LxCLK\_Tx}}$	ns
$t_{\text{LxCLKL\_Tx}}^2$	Transmit Link Clock Width Low	$0.4 \times t_{\text{LxCLK\_Tx}}$	$0.6 \times t_{\text{LxCLK\_Tx}}$	ns
$t_{\text{DIRS}}$	LxDIR Transmit Setup	$0.5 \times t_{\text{LxCLK\_Tx}}$	$2 \times t_{\text{LxCLK\_Tx}}$	ns
$t_{\text{DIRH}}$	LxDIR Transmit Hold	$0.5 \times t_{\text{LxCLK\_Tx}}$	$2 \times t_{\text{LxCLK\_Tx}}$	ns
$t_{\text{DOS}}^1$	LxDAT7-0 Output Setup	$0.25 \times t_{\text{LxCLK\_Tx}} - 1$		ns
$t_{\text{DOH}}^1$	LxDAT7-0 Output Hold	$0.25 \times t_{\text{LxCLK\_Tx}} - 1$		ns
$t_{\text{DOS}}^2$	LxDAT7-0 Output Setup	Greater of 0.8 or $0.17 \times t_{\text{LxCLK\_Tx}} - 1$		ns
$t_{\text{DOH}}^2$	LxDAT7-0 Output Hold	Greater of 0.8 or $0.17 \times t_{\text{LxCLK\_Tx}} - 1$		ns
$t_{\text{LDOE}}$	LxDAT7-0 Output Enable	1		ns
$t_{\text{LDOD}}^5$	LxDAT7-0 Output Disable	1		ns

<sup>1</sup> The formula for this parameter applies when LR is 2.

<sup>2</sup> The formula for this parameter applies when LR is 3, 4, or 8.

<sup>3</sup> LxCLKIN shows the connectivity pulse with each of the three possible transitions to “Acknowledge.” After a connectivity pulse low minimum, LxCLKIN may [1] return high and remain high for “Acknowledge,” [2] return high and subsequently go low (meeting  $t_{\text{GCS}}$ ) for “Not Acknowledge,” or [3] remain low for “Not Acknowledge.”

<sup>4</sup> The Link clock Ratio (LR) is 2, 3, 4, or 8 as set by the SPD bits in the LCTLx register. The maximum LxCLK is 125 MHz. LR = 2 may not be used when CCLK  $\geq$  250 MHz.

<sup>5</sup> This specification applies to the last data byte or the “Dummy” byte that follows the verification byte if enabled. For more information, see the ADSP-TS101 TigerSHARC Processor Hardware Reference.





Figure 17. Link Ports—Transmit

**Table 31. Link Ports—Token Switch, Token Master**


Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{REQI}$ Token Request Input Width	$5.0 \times t_{LxCLK\_Rx}$		ns
$t_{TKRQ}$ Token Request from Token Enable <sup>1</sup>		$3.0 \times t_{LxCLK\_Tx}$	ns
<i>Switching Characteristics</i>			
$t_{TKENO}$ Token Switch Enable Output	$8.0 \times t_{LxCLK\_Tx}$		ns
$t_{REQO}$ Token Request Output Width <sup>2</sup>	$6.0 \times t_{LxCLK\_Tx}$		ns

<sup>1</sup> For guaranteeing token switch during token enable.

<sup>2</sup> LxCLKOUT shows both possible responses to the token request: [1] a “Token Grant” (LxCLKOUT remains high), and [2] a “Token Regret” (LxCLKOUT goes low).

**Figure 19. Link Ports—Token Switch, Token Master**
**Table 32. Link Ports—Token Switch, Token Requester**

Parameter	Min	Max	Unit
<i>Timing Requirements</i>			
$t_{TKENI}$ <sup>1</sup> Token Switch Enable Input	$8.0 \times t_{LxCLK\_Rx}$		ns
<i>Switching Characteristics</i>			
$t_{REQO}$ Token Request Output Width <sup>2</sup>	$6.0 \times t_{LxCLK\_Rx}$		ns

<sup>1</sup> Required whenever there is a break in transmission.

<sup>2</sup> LxCLKOUT shows both possible responses to the token request: [1] a “Token Grant” (LxCLKOUT remains high), and [2] a “Token Regret” (LxCLKOUT goes low).

**Figure 20. Link Ports—Token Switch, Token Requester**



## OUTPUT DRIVE CURRENTS

Figure 21 through Figure 28 show typical I-V characteristics for the output drivers of the ADSP-TS101S. The curves in these diagrams represent the current drive capability of the output drivers as a function of output voltage over the range of drive strengths. For complete output driver characteristics, refer to IBIS models, available on the Analog Devices website, [www.analog.com](http://www.analog.com).




Figure 21. Typical Drive Currents at Strength 0




Figure 22. Typical Drive Currents at Strength 1




Figure 23. Typical Drive Currents at Strength 2




Figure 24. Typical Drive Currents at Strength 3

## TEST CONDITIONS

The test conditions for timing parameters appearing in [Table 29 on Page 29](#) and [Table 30 on Page 30](#) include output disable time, output enable time, and capacitive loading. The timing specifications for the DSP apply for the voltage reference levels in [Figure 29](#).




Figure 29. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)




Figure 30. Output Enable/Disable

### Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L$ . This decay time can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \Delta V}{I_L}$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED\_DIS}$  and  $t_{DECAY}$  as shown in [Figure 30](#). The time  $t_{MEASURED\_DIS}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage. The  $t_{DECAY}$  value is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V.

### Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The time for the voltage on the bus to ramp by  $\Delta V$  is dependent on the capacitive load,  $C_L$ , and the drive current,  $I_D$ . This ramp time can be approximated by the following equation:

$$t_{RAMP} = \frac{C_L \Delta V}{I_D}$$

The output enable time  $t_{ENA}$  is the difference between  $t_{MEASURED\_ENA}$  and  $t_{RAMP}$  as shown in [Figure 30](#). The time  $t_{MEASURED\_ENA}$  is the interval from when the reference signal switches to when the output voltage ramps  $\Delta V$  from the measured three-stated output level. The  $t_{RAMP}$  value is calculated with test load  $C_L$ , drive current  $I_D$ , and with  $\Delta V$  equal to 0.5 V.

### Capacitive Loading

[Figure 31](#) shows the circuit with variable capacitance that is used for measuring typical output rise and fall times. [Figure 32](#) through [Figure 39](#) show how output rise time varies with capacitance. [Figure 40](#) graphically shows how output valid varies with load capacitance. (Note that this graph or derating does not apply to output disable delays; see [Output Disable Time on Page 34](#).) The graphs of [Figure 32](#) through [Figure 40](#) may not be linear outside the ranges shown.




Figure 31. Equivalent Device Loading for AC Measurements (Includes All Fixtures)




Figure 32. Typical Output Rise and Fall Time (10%-90%,  $V_{DD\_IO} = 3.3$  V) vs. Load Capacitance at Strength 0

# ADSP-TS101S

Table 35. 484-Ball (19 mm × 19 mm) PBGA Pin Assignments (Continued)

Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic
F22	TMR0E	G22	FLAG0	H22	ID1	J22	MSH	K22	WRL
L1	L3CLKIN	M1	L1DAT0	N1	L1DAT3	P1	L1DAT4	R1	L1DAT6
L2	NC	M2	L1DAT2	N2	L1DAT5	P2	L1CLKOUT	R2	DATA32
L3	L3DIR	M3	L1DAT1	N3	L1DAT7	P3	L1CLKIN	R3	DATA33
L4	V <sub>DD_IO</sub>	M4	V <sub>DD_IO</sub>	N4	V <sub>DD_IO</sub>	P4	V <sub>DD_IO</sub>	R4	V <sub>DD_IO</sub>
L5	V <sub>DD</sub>	M5	V <sub>SS</sub>	N5	V <sub>DD_IO</sub>	P5	V <sub>DD</sub>	R5	V <sub>DD</sub>
L6	V <sub>SS</sub>	M6	V <sub>SS</sub>	N6	V <sub>SS</sub>	P6	V <sub>SS</sub>	R6	V <sub>SS</sub>
L7	V <sub>SS</sub>	M7	V <sub>SS</sub>	N7	V <sub>SS</sub>	P7	V <sub>SS</sub>	R7	V <sub>SS</sub>
L8	V <sub>SS</sub>	M8	V <sub>SS</sub>	N8	V <sub>SS</sub>	P8	V <sub>SS</sub>	R8	V <sub>SS</sub>
L9	V <sub>SS</sub>	M9	V <sub>SS</sub>	N9	V <sub>SS</sub>	P9	V <sub>SS</sub>	R9	V <sub>SS</sub>
L10	V <sub>SS</sub>	M10	V <sub>SS</sub>	N10	V <sub>SS</sub>	P10	V <sub>SS</sub>	R10	V <sub>SS</sub>
L11	V <sub>SS</sub>	M11	V <sub>SS</sub>	N11	V <sub>SS</sub>	P11	V <sub>SS</sub>	R11	V <sub>SS</sub>
L12	V <sub>SS</sub>	M12	V <sub>SS</sub>	N12	V <sub>SS</sub>	P12	V <sub>SS</sub>	R12	V <sub>SS</sub>
L13	V <sub>SS</sub>	M13	V <sub>SS</sub>	N13	V <sub>SS</sub>	P13	V <sub>SS</sub>	R13	V <sub>SS</sub>
L14	V <sub>SS</sub>	M14	V <sub>SS</sub>	N14	V <sub>SS</sub>	P14	V <sub>SS</sub>	R14	V <sub>SS</sub>
L15	V <sub>SS</sub>	M15	V <sub>SS</sub>	N15	V <sub>SS</sub>	P15	V <sub>SS</sub>	R15	V <sub>SS</sub>
L16	V <sub>SS</sub>	M16	V <sub>SS</sub>	N16	V <sub>SS</sub>	P16	V <sub>SS</sub>	R16	V <sub>SS</sub>
L17	V <sub>SS</sub>	M17	V <sub>SS</sub>	N17	V <sub>SS</sub>	P17	V <sub>SS</sub>	R17	V <sub>SS</sub>
L18	V <sub>DD_IO</sub>	M18	V <sub>DD_IO</sub>	N18	V <sub>DD</sub>	P18	V <sub>DD_IO</sub>	R18	V <sub>DD</sub>
L19	V <sub>DD_IO</sub>	M19	V <sub>DD</sub>	N19	V <sub>DD_IO</sub>	P19	V <sub>DD_IO</sub>	R19	V <sub>DD_IO</sub>
L20	BRST	M20	HDQM	N20	SDWE	P20	ADDR31	R20	ADDR28
L21	WRH	M21	MS0	N21	MSSD	P21	RAS	R21	ADDR29
L22	RD	M22	MS1	N22	LDQM	P22	SDCKE	R22	CAS
T1	L1DIR	U1	NC	V1	DATA34	W1	DATA40	Y1	DATA42
T2	DATA36	U2	DATA38	V2	DATA41	W2	DATA43	Y2	DATA45
T3	DATA37	U3	DATA39	V3	DATA35	W3	DATA46	Y3	L2DAT5
T4	V <sub>DD_IO</sub>	U4	V <sub>DD_IO</sub>	V4	V <sub>DD_IO</sub>	W4	V <sub>DD_IO</sub>	Y4	DATA48
T5	V <sub>DD</sub>	U5	V <sub>DD</sub>	V5	V <sub>DD</sub>	W5	V <sub>DD_IO</sub>	Y5	DATA52
T6	V <sub>SS</sub>	U6	V <sub>SS</sub>	V6	V <sub>DD</sub>	W6	V <sub>DD_IO</sub>	Y6	DATA58
T7	V <sub>SS</sub>	U7	V <sub>SS</sub>	V7	V <sub>DD_IO</sub>	W7	V <sub>DD_IO</sub>	Y7	DATA60
T8	V <sub>SS</sub>	U8	V <sub>SS</sub>	V8	V <sub>DD</sub>	W8	V <sub>DD_IO</sub>	Y8	DATA63
T9	V <sub>SS</sub>	U9	V <sub>SS</sub>	V9	V <sub>DD</sub>	W9	V <sub>DD_IO</sub>	Y9	L2DAT4
T10	V <sub>SS</sub>	U10	V <sub>SS</sub>	V10	V <sub>DD</sub>	W10	V <sub>DD_IO</sub>	Y10	L2CLKOUT
T11	V <sub>SS</sub>	U11	V <sub>SS</sub>	V11	V <sub>DD</sub>	W11	V <sub>DD_IO</sub>	Y11	NC
T12	V <sub>SS</sub>	U12	V <sub>SS</sub>	V12	V <sub>DD_IO</sub>	W12	V <sub>DD_IO</sub>	Y12	BR4
T13	V <sub>SS</sub>	U13	V <sub>SS</sub>	V13	V <sub>DD</sub>	W13	V <sub>DD_IO</sub>	Y13	ACK
T14	V <sub>SS</sub>	U14	V <sub>SS</sub>	V14	V <sub>SS</sub>	W14	V <sub>DD_IO</sub>	Y14	CPA
T15	V <sub>SS</sub>	U15	V <sub>SS</sub>	V15	V <sub>DD</sub>	W15	V <sub>DD_IO</sub>	Y15	ADDR0
T16	V <sub>SS</sub>	U16	V <sub>SS</sub>	V16	V <sub>DD</sub>	W16	V <sub>DD_IO</sub>	Y16	BR7
T17	V <sub>SS</sub>	U17	V <sub>SS</sub>	V17	V <sub>DD</sub>	W17	V <sub>DD_IO</sub>	Y17	HBG
T18	V <sub>DD</sub>	U18	V <sub>DD</sub>	V18	V <sub>DD</sub>	W18	V <sub>DD_IO</sub>	Y18	ADDR1
T19	V <sub>DD_IO</sub>	U19	V <sub>DD_IO</sub>	V19	V <sub>DD_IO</sub>	W19	V <sub>DD_IO</sub>	Y19	ADDR11
T20	ADDR23	U20	ADDR30	V20	ADDR14	W20	ADDR12	Y20	ADDR21
T21	ADDR25	U21	ADDR22	V21	ADDR19	W21	ADDR17	Y21	ADDR18
T22	ADDR27	U22	ADDR26	V22	ADDR24	W22	ADDR20	Y22	ADDR16

# ADSP-TS101S

Table 36. 625-Ball (27 mm × 27 mm) PBGA Pin Assignments

Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic
A1	V <sub>SS</sub>	B1	V <sub>SS</sub>	C1	V <sub>SS</sub>	D1	V <sub>SS</sub>	E1	DATA23
A2	DATA17	B2	V <sub>SS</sub>	C2	DATA20	D2	V <sub>SS</sub>	E2	DATA22
A3	DATA14	B3	DATA16	C3	DATA21	D3	DATA19	E3	V <sub>SS</sub>
A4	DATA11	B4	DATA13	C4	DATA18	D4	V <sub>DD_IO</sub>	E4	V <sub>DD_IO</sub>
A5	DATA9	B5	DATA12	C5	DATA15	D5	V <sub>DD_IO</sub>	E5	V <sub>DD_IO</sub>
A6	DATA7	B6	DATA10	C6	DATA8	D6	V <sub>DD_IO</sub>	E6	V <sub>DD</sub>
A7	DATA4	B7	DATA5	C7	DATA6	D7	V <sub>DD_IO</sub>	E7	V <sub>DD</sub>
A8	DATA1	B8	DATA2	C8	DATA3	D8	V <sub>DD_IO</sub>	E8	V <sub>DD_IO</sub>
A9	L0DIR	B9	NC	C9	DATA0	D9	V <sub>DD_IO</sub>	E9	V <sub>DD_IO</sub>
A10	L0DAT7	B10	L0CLKOUT	C10	L0CLKIN	D10	V <sub>DD_IO</sub>	E10	V <sub>DD</sub>
A11	L0DAT4	B11	L0DAT5	C11	L0DAT6	D11	V <sub>DD_IO</sub>	E11	V <sub>DD</sub>
A12	L0DAT1	B12	L0DAT2	C12	L0DAT3	D12	V <sub>DD_IO</sub>	E12	V <sub>DD_IO</sub>
A13	LCLK_N	B13	V <sub>SS</sub>	C13	L0DAT0	D13	V <sub>DD_IO</sub>	E13	V <sub>DD_IO</sub>
A14	LCLK_P	B14	V <sub>SS</sub>	C14	V <sub>SS_A</sub>	D14	V <sub>DD_IO</sub>	E14	V <sub>DD</sub>
A15	V <sub>DD_A</sub>	B15	V <sub>SS_A</sub>	C15	V <sub>DD_A</sub>	D15	V <sub>DD_IO</sub>	E15	V <sub>DD</sub>
A16	SCLK_N	B16	SCLK_P	C16	V <sub>SS</sub>	D16	V <sub>DD_IO</sub>	E16	V <sub>DD_IO</sub>
A17	V <sub>REF</sub>	B17	V <sub>SS</sub>	C17	DS0	D17	V <sub>DD_IO</sub>	E17	V <sub>DD_IO</sub>
A18	DS1	B18	DS2	C18	CONTROLIMP0	D18	V <sub>DD_IO</sub>	E18	V <sub>DD</sub>
A19	CONTROLIMP2	B19	CONTROLIMP1	C19	DMAR1	D19	V <sub>DD_IO</sub>	E19	V <sub>DD</sub>
A20	RESET	B20	DMAR3	C20	TDI	D20	V <sub>DD_IO</sub>	E20	V <sub>DD_IO</sub>
A21	DMAR2	B21	DMAR0	C21	IRQ2	D21	V <sub>DD_IO</sub>	E21	V <sub>DD_IO</sub>
A22	EMU	B22	IRQ3	C22	LCLKRAT0	D22	V <sub>DD_IO</sub>	E22	V <sub>DD_IO</sub>
A23	TRST	B23	TCK	C23	LCLKRAT1	D23	BMS	E23	V <sub>SS</sub>
A24	TMS	B24	IRQ1	C24	IRQ0	D24	V <sub>SS</sub>	E24	SCLKFREQ
A25	V <sub>SS</sub>	B25	TDO	C25	V <sub>SS</sub>	D25	V <sub>SS</sub>	E25	LCLKRAT2
F1	DATA26	G1	DATA29	H1	L3DAT0	J1	L3DAT3	K1	L3DAT6
F2	DATA25	G2	DATA28	H2	DATA31	J2	L3DAT2	K2	L3DAT5
F3	DATA24	G3	DATA27	H3	DATA30	J3	L3DAT1	K3	L3DAT4
F4	V <sub>DD_IO</sub>	G4	V <sub>DD_IO</sub>	H4	V <sub>DD_IO</sub>	J4	V <sub>DD_IO</sub>	K4	V <sub>DD_IO</sub>
F5	V <sub>DD_IO</sub>	G5	V <sub>DD</sub>	H5	V <sub>DD</sub>	J5	V <sub>DD_IO</sub>	K5	V <sub>DD_IO</sub>
F6	V <sub>DD</sub>	G6	V <sub>DD</sub>	H6	V <sub>DD</sub>	J6	V <sub>DD</sub>	K6	V <sub>DD</sub>
F7	V <sub>DD</sub>	G7	V <sub>SS</sub>	H7	V <sub>SS</sub>	J7	V <sub>SS</sub>	K7	V <sub>SS</sub>
F8	V <sub>DD</sub>	G8	V <sub>SS</sub>	H8	V <sub>SS</sub>	J8	V <sub>SS</sub>	K8	V <sub>SS</sub>
F9	V <sub>DD</sub>	G9	V <sub>SS</sub>	H9	V <sub>SS</sub>	J9	V <sub>SS</sub>	K9	V <sub>SS</sub>
F10	V <sub>DD</sub>	G10	V <sub>SS</sub>	H10	V <sub>SS</sub>	J10	V <sub>SS</sub>	K10	V <sub>SS</sub>
F11	V <sub>DD</sub>	G11	V <sub>SS</sub>	H11	V <sub>SS</sub>	J11	V <sub>SS</sub>	K11	V <sub>SS</sub>
F12	V <sub>DD</sub>	G12	V <sub>SS</sub>	H12	V <sub>SS</sub>	J12	V <sub>SS</sub>	K12	V <sub>SS</sub>
F13	V <sub>DD</sub>	G13	V <sub>SS</sub>	H13	V <sub>SS</sub>	J13	V <sub>SS</sub>	K13	V <sub>SS</sub>
F14	V <sub>DD</sub>	G14	V <sub>SS</sub>	H14	V <sub>SS</sub>	J14	V <sub>SS</sub>	K14	V <sub>SS</sub>
F15	V <sub>DD</sub>	G15	V <sub>SS</sub>	H15	V <sub>SS</sub>	J15	V <sub>SS</sub>	K15	V <sub>SS</sub>
F16	V <sub>DD</sub>	G16	V <sub>SS</sub>	H16	V <sub>SS</sub>	J16	V <sub>SS</sub>	K16	V <sub>SS</sub>
F17	V <sub>DD</sub>	G17	V <sub>SS</sub>	H17	V <sub>SS</sub>	J17	V <sub>SS</sub>	K17	V <sub>SS</sub>
F18	V <sub>DD</sub>	G18	V <sub>SS</sub>	H18	V <sub>SS</sub>	J18	V <sub>SS</sub>	K18	V <sub>SS</sub>
F19	V <sub>DD</sub>	G19	V <sub>SS</sub>	H19	V <sub>SS</sub>	J19	V <sub>SS</sub>	K19	V <sub>SS</sub>
F20	V <sub>DD</sub>	G20	V <sub>DD</sub>	H20	V <sub>DD</sub>	J20	V <sub>DD</sub>	K20	V <sub>DD</sub>
F21	V <sub>DD</sub>	G21	V <sub>DD</sub>	H21	V <sub>DD_IO</sub>	J21	V <sub>DD_IO</sub>	K21	V <sub>DD</sub>
F22	V <sub>DD_IO</sub>	G22	V <sub>DD_IO</sub>	H22	V <sub>DD_IO</sub>	J22	V <sub>DD_IO</sub>	K22	V <sub>DD_IO</sub>
F23	BM	G23	FLAG3	H23	FLAG0	J23	ID0	K23	NC
F24	BUSLOCK	G24	FLAG2	H24	ID2	J24	NC	K24	NC
F25	TMR0E	G25	FLAG1	H25	ID1	J25	NC	K25	NC

Table 36. 625-Ball (27 mm × 27 mm) PBGA Pin Assignments (Continued)

Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic
L1	L3CLKIN	M1	L1DAT0	N1	L1DAT2	P1	L1DAT5	R1	L1CLKOUT
L2	L3CLKOUT	M2	NC	N2	NC	P2	L1DAT4	R2	L1DAT7
L3	L3DAT7	M3	L3DIR	N3	L1DAT1	P3	L1DAT3	R3	L1DAT6
L4	V <sub>DD_IO</sub>	M4	V <sub>DD_IO</sub>	N4	V <sub>DD_IO</sub>	P4	V <sub>DD_IO</sub>	R4	V <sub>DD_IO</sub>
L5	V <sub>DD</sub>	M5	V <sub>DD</sub>	N5	V <sub>DD_IO</sub>	P5	V <sub>DD_IO</sub>	R5	V <sub>DD</sub>
L6	V <sub>DD</sub>	M6	V <sub>DD</sub>	N6	V <sub>DD</sub>	P6	V <sub>DD</sub>	R6	V <sub>DD</sub>
L7	V <sub>SS</sub>	M7	V <sub>SS</sub>	N7	V <sub>SS</sub>	P7	V <sub>SS</sub>	R7	V <sub>SS</sub>
L8	V <sub>SS</sub>	M8	V <sub>SS</sub>	N8	V <sub>SS</sub>	P8	V <sub>SS</sub>	R8	V <sub>SS</sub>
L9	V <sub>SS</sub>	M9	V <sub>SS</sub>	N9	V <sub>SS</sub>	P9	V <sub>SS</sub>	R9	V <sub>SS</sub>
L10	V <sub>SS</sub>	M10	V <sub>SS</sub>	N10	V <sub>SS</sub>	P10	V <sub>SS</sub>	R10	V <sub>SS</sub>
L11	V <sub>SS</sub>	M11	V <sub>SS</sub>	N11	V <sub>SS</sub>	P11	V <sub>SS</sub>	R11	V <sub>SS</sub>
L12	V <sub>SS</sub>	M12	V <sub>SS</sub>	N12	V <sub>SS</sub>	P12	V <sub>SS</sub>	R12	V <sub>SS</sub>
L13	V <sub>SS</sub>	M13	V <sub>SS</sub>	N13	V <sub>SS</sub>	P13	V <sub>SS</sub>	R13	V <sub>SS</sub>
L14	V <sub>SS</sub>	M14	V <sub>SS</sub>	N14	V <sub>SS</sub>	P14	V <sub>SS</sub>	R14	V <sub>SS</sub>
L15	V <sub>SS</sub>	M15	V <sub>SS</sub>	N15	V <sub>SS</sub>	P15	V <sub>SS</sub>	R15	V <sub>SS</sub>
L16	V <sub>SS</sub>	M16	V <sub>SS</sub>	N16	V <sub>SS</sub>	P16	V <sub>SS</sub>	R16	V <sub>SS</sub>
L17	V <sub>SS</sub>	M17	V <sub>SS</sub>	N17	V <sub>SS</sub>	P17	V <sub>SS</sub>	R17	V <sub>SS</sub>
L18	V <sub>SS</sub>	M18	V <sub>SS</sub>	N18	V <sub>SS</sub>	P18	V <sub>SS</sub>	R18	V <sub>SS</sub>
L19	V <sub>SS</sub>	M19	V <sub>SS</sub>	N19	V <sub>SS</sub>	P19	V <sub>SS</sub>	R19	V <sub>SS</sub>
L20	V <sub>DD</sub>	M20	V <sub>DD</sub>	N20	V <sub>DD</sub>	P20	V <sub>DD</sub>	R20	V <sub>DD</sub>
L21	V <sub>DD</sub>	M21	V <sub>DD_IO</sub>	N21	V <sub>DD_IO</sub>	P21	V <sub>DD</sub>	R21	V <sub>DD</sub>
L22	V <sub>DD_IO</sub>	M22	V <sub>DD_IO</sub>	N22	V <sub>DD_IO</sub>	P22	V <sub>DD_IO</sub>	R22	V <sub>DD_IO</sub>
L23	NC	M23	$\overline{\text{IOEN}}$	N23	$\overline{\text{WRH}}$	P23	$\overline{\text{MS1}}$	R23	LDQM
L24	NC	M24	$\overline{\text{MSH}}$	N24	$\overline{\text{WRL}}$	P24	$\overline{\text{MS0}}$	R24	NC
L25	FLYBY	M25	$\overline{\text{BRST}}$	N25	$\overline{\text{RD}}$	P25	HDQM	R25	$\overline{\text{MSSD}}$
T1	NC	U1	DATA34	V1	DATA37	W1	DATA40	Y1	DATA43
T2	L1DIR	U2	DATA33	V2	DATA36	W2	DATA39	Y2	DATA42
T3	L1CLKIN	U3	DATA32	V3	DATA35	W3	DATA38	Y3	DATA41
T4	V <sub>DD_IO</sub>	U4	V <sub>DD_IO</sub>	V4	V <sub>DD_IO</sub>	W4	V <sub>DD_IO</sub>	Y4	V <sub>DD_IO</sub>
T5	V <sub>DD</sub>	U5	V <sub>DD_IO</sub>	V5	V <sub>DD_IO</sub>	W5	V <sub>DD</sub>	Y5	V <sub>DD</sub>
T6	V <sub>DD</sub>	U6	V <sub>DD</sub>	V6	V <sub>DD</sub>	W6	V <sub>DD</sub>	Y6	V <sub>DD</sub>
T7	V <sub>SS</sub>	U7	V <sub>SS</sub>	V7	V <sub>SS</sub>	W7	V <sub>SS</sub>	Y7	V <sub>DD</sub>
T8	V <sub>SS</sub>	U8	V <sub>SS</sub>	V8	V <sub>SS</sub>	W8	V <sub>SS</sub>	Y8	V <sub>DD</sub>
T9	V <sub>SS</sub>	U9	V <sub>SS</sub>	V9	V <sub>SS</sub>	W9	V <sub>SS</sub>	Y9	V <sub>DD</sub>
T10	V <sub>SS</sub>	U10	V <sub>SS</sub>	V10	V <sub>SS</sub>	W10	V <sub>SS</sub>	Y10	V <sub>DD</sub>
T11	V <sub>SS</sub>	U11	V <sub>SS</sub>	V11	V <sub>SS</sub>	W11	V <sub>SS</sub>	Y11	V <sub>DD</sub>
T12	V <sub>SS</sub>	U12	V <sub>SS</sub>	V12	V <sub>SS</sub>	W12	V <sub>SS</sub>	Y12	V <sub>DD</sub>
T13	V <sub>SS</sub>	U13	V <sub>SS</sub>	V13	V <sub>SS</sub>	W13	V <sub>SS</sub>	Y13	V <sub>DD</sub>
T14	V <sub>SS</sub>	U14	V <sub>SS</sub>	V14	V <sub>SS</sub>	W14	V <sub>SS</sub>	Y14	V <sub>DD</sub>
T15	V <sub>SS</sub>	U15	V <sub>SS</sub>	V15	V <sub>SS</sub>	W15	V <sub>SS</sub>	Y15	V <sub>DD</sub>
T16	V <sub>SS</sub>	U16	V <sub>SS</sub>	V16	V <sub>SS</sub>	W16	V <sub>SS</sub>	Y16	V <sub>DD</sub>
T17	V <sub>SS</sub>	U17	V <sub>SS</sub>	V17	V <sub>SS</sub>	W17	V <sub>SS</sub>	Y17	V <sub>DD</sub>
T18	V <sub>SS</sub>	U18	V <sub>SS</sub>	V18	V <sub>SS</sub>	W18	V <sub>SS</sub>	Y18	V <sub>DD</sub>
T19	V <sub>SS</sub>	U19	V <sub>SS</sub>	V19	V <sub>SS</sub>	W19	V <sub>SS</sub>	Y19	V <sub>DD</sub>
T20	V <sub>DD</sub>	U20	V <sub>DD</sub>	V20	V <sub>DD</sub>	W20	V <sub>DD</sub>	Y20	V <sub>DD</sub>
T21	V <sub>DD_IO</sub>	U21	V <sub>DD_IO</sub>	V21	V <sub>DD</sub>	W21	V <sub>DD</sub>	Y21	V <sub>DD_IO</sub>
T22	V <sub>DD_IO</sub>	U22	V <sub>DD_IO</sub>	V22	V <sub>DD_IO</sub>	W22	V <sub>DD_IO</sub>	Y22	V <sub>DD_IO</sub>
T23	SDCKE	U23	$\overline{\text{CAS}}$	V23	ADDR31	W23	ADDR28	Y23	ADDR26
T24	NC	U24	NC	V24	ADDR30	W24	NC	Y24	ADDR25
T25	$\overline{\text{SDWE}}$	U25	$\overline{\text{RAS}}$	V25	ADDR29	W25	ADDR27	Y25	ADDR24

# ADSP-TS101S

Table 36. 625-Ball (27 mm × 27 mm) PBGA Pin Assignments (Continued)

Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic
AA1	DATA46	AB1	DATA49	AC1	V <sub>SS</sub>	AD1	V <sub>SS</sub>	AE1	V <sub>SS</sub>
AA2	DATA45	AB2	DATA48	AC2	V <sub>SS</sub>	AD2	V <sub>SS</sub>	AE2	V <sub>SS</sub>
AA3	DATA44	AB3	DATA47	AC3	DATA50	AD3	V <sub>SS</sub>	AE3	V <sub>SS</sub>
AA4	V <sub>DD_IO</sub>	AB4	V <sub>DD_IO</sub>	AC4	DATA51	AD4	DATA52	AE4	DATA53
AA5	V <sub>DD_IO</sub>	AB5	V <sub>DD_IO</sub>	AC5	DATA54	AD5	DATA55	AE5	DATA56
AA6	V <sub>DD_IO</sub>	AB6	V <sub>DD_IO</sub>	AC6	DATA57	AD6	DATA58	AE6	DATA59
AA7	V <sub>DD</sub>	AB7	V <sub>DD_IO</sub>	AC7	DATA60	AD7	DATA61	AE7	DATA62
AA8	V <sub>DD</sub>	AB8	V <sub>DD_IO</sub>	AC8	DATA63	AD8	L2DAT0	AE8	L2DAT1
AA9	V <sub>DD_IO</sub>	AB9	V <sub>DD_IO</sub>	AC9	L2DAT2	AD9	L2DAT3	AE9	L2DAT4
AA10	V <sub>DD_IO</sub>	AB10	V <sub>DD_IO</sub>	AC10	L2DAT5	AD10	L2DAT6	AE10	L2DAT7
AA11	V <sub>DD</sub>	AB11	V <sub>DD_IO</sub>	AC11	L2CLKOUT	AD11	L2CLKIN	AE11	L2DIR
AA12	V <sub>DD</sub>	AB12	V <sub>DD_IO</sub>	AC12	NC	AD12	$\overline{\text{BR0}}$	AE12	$\overline{\text{BR1}}$
AA13	V <sub>DD_IO</sub>	AB13	V <sub>DD_IO</sub>	AC13	$\overline{\text{BR2}}$	AD13	$\overline{\text{BR3}}$	AE13	$\overline{\text{BR4}}$
AA14	V <sub>DD_IO</sub>	AB14	V <sub>DD_IO</sub>	AC14	$\overline{\text{BR5}}$	AD14	$\overline{\text{BR6}}$	AE14	$\overline{\text{BR7}}$
AA15	V <sub>DD</sub>	AB15	V <sub>DD_IO</sub>	AC15	ACK	AD15	$\overline{\text{HBR}}$	AE15	$\overline{\text{BOFF}}$
AA16	V <sub>DD</sub>	AB16	V <sub>DD_IO</sub>	AC16	$\overline{\text{HBG}}$	AD16	$\overline{\text{CPA}}$	AE16	$\overline{\text{DPA}}$
AA17	V <sub>DD_IO</sub>	AB17	V <sub>DD_IO</sub>	AC17	ADDR0	AD17	ADDR1	AE17	ADDR2
AA18	V <sub>DD_IO</sub>	AB18	V <sub>DD_IO</sub>	AC18	ADDR3	AD18	ADDR4	AE18	ADDR5
AA19	V <sub>DD</sub>	AB19	V <sub>DD_IO</sub>	AC19	ADDR6	AD19	ADDR7	AE19	ADDR8
AA20	V <sub>DD</sub>	AB20	V <sub>DD_IO</sub>	AC20	ADDR9	AD20	SDA10	AE20	ADDR10
AA21	V <sub>DD_IO</sub>	AB21	V <sub>DD_IO</sub>	AC21	ADDR11	AD21	ADDR12	AE21	ADDR13
AA22	V <sub>DD_IO</sub>	AB22	V <sub>DD_IO</sub>	AC22	ADDR14	AD22	ADDR15	AE22	V <sub>SS</sub>
AA23	ADDR23	AB23	ADDR20	AC23	V <sub>SS</sub>	AD23	V <sub>SS</sub>	AE23	V <sub>SS</sub>
AA24	ADDR22	AB24	ADDR19	AC24	ADDR17	AD24	V <sub>SS</sub>	AE24	V <sub>SS</sub>
AA25	ADDR21	AB25	ADDR18	AC25	ADDR16	AD25	V <sub>SS</sub>	AE25	V <sub>SS</sub>




Figure 42. 625-Ball PBGA Pin Configurations (Top View, Summary)