



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.85V ~ 3.8V
Data Converters	A/D 4x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32tg822f8-qfp48




# 2 System Summary

## 2.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M3, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32TG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32TG822 devices. For a complete feature set and indepth information on the modules, the reader is referred to the *EFM32TG Reference Manual*.

A block diagram of the EFM32TG822 is shown in Figure 2.1 (p. 3).

Figure 2.1. Block Diagram



#### 2.1.1 ARM Cortex-M3 Core

The ARM Cortex-M3 includes a 32-bit RISC processor which can achieve as much as 1.25 Dhrystone MIPS/MHz. A Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep is included as well. The EFM32 implementation of the Cortex-M3 is described in detail in *EFM32 Cortex-M3 Reference Manual*.

# 2.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface. In addition there is also a 1-wire Serial Wire Viewer pin which can be used to output profiling information, data trace and software-generated messages.

# 2.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32TG microcontroller. The flash memory is readable and writable from both the Cortex-M3 and DMA. The flash memory is



# 2.1.11 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

#### 2.1.12 Pre-Programmed UART Bootloader

The bootloader presented in application note AN0003 is pre-programmed in the device at factory. Auto-baud and destructive write are supported. The autobaud feature, interface and commands are described further in the application note.

# 2.1.13 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART<sup>TM</sup>, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

### 2.1.14 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output.

#### 2.1.15 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

# 2.1.16 Low Energy Timer (LETIMER)

The unique LETIMER<sup>TM</sup>, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

# 2.1.17 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn\_S0IN pin as external clock source. The module may operate in energy mode EM0 - EM3.

# 2.1.18 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.



#### 2.1.19 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 2.1.20 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 4 external pins and 6 internal signals.

#### 2.1.21 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has one single ended output buffer connected to channel 0. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

#### 2.1.22 Operational Amplifier (OPAMP)

The EFM32TG822 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

### 2.1.23 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE<sup>TM</sup>), is a highly configurable sensor interface with support for up to 4 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

## 2.1.24 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

# 2.1.25 General Purpose Input/Output (GPIO)

In the EFM32TG822, there are 37 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.



### 2.1.26 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to 8x11 segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

# 2.2 Configuration Summary

The features of the EFM32TG822 is a subset of the feature set described in the EFM32TG Reference Manual. Table 2.1 (p. 7) describes device specific implementation of the features.

Table 2.1. Configuration Summary

Module	Configuration	Pin Connections
Cortex-M3	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
CMU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART0	Full configuration with IrDA	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with I2S	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration	TIM0_CC[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
RTC	Full configuration	NA
LETIMER0	Full configuration	LET0_O[1:0]
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[4], ACMP0_O
ACMP1	Full configuration	ACMP1_CH[7:5], ACMP1_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:4]
DAC0	Full configuration	DAC0_OUT[0], DAC0_OUTxALT
OPAMP		
AES	Full configuration	NA
GPIO	37 pins	Available pins are shown in Table 4.3 (p. 52)




# **3.4 Current Consumption**

Table 3.3. Current Consumption

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		32 MHz HFXO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		157		μΑ/ MHz
		28 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		150	170	μΑ/ MHz
	EM0 current. No prescaling. Running	21 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		153	172	μΑ/ MHz
I <sub>EM0</sub>	prime number cal- culation code from Flash. (Production	14 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		155	175	μΑ/ MHz
	test condition = 14 MHz)	11 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		157	178	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		162	183	μΑ/ MHz
		1.2 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		200	240	μΑ/ MHz
		32 MHz HFXO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		53		μΑ/ MHz
		28 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		51	57	μΑ/ MHz
		21 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		55	59	μΑ/ MHz
I <sub>EM1</sub>	EM1 current (Production test condition = 14 MHz)	14 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		56	61	μΑ/ MHz
	,	11 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		58	63	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		63	68	μΑ/ MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		100	122	μΑ/ MHz
	FM2 ourrent	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		1.0	1.2	μА
I <sub>ЕМ2</sub>	EM2 current	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		2.4	5.0	μА
l	EM3 current	V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		0.59	1.0	μΑ
<sup>I</sup> ЕМ3	ENIS CUITETIL	V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		2.0	4.5	μΑ
leve	EM4 current	V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		0.02	0.055	μΑ
I <sub>EM4</sub>	LIVIT CUITCIIL	V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		0.25	0.70	μΑ



Figure 3.1. EM2 current consumption. RTC prescaled to 1kHz, 32.768 kHz LFRCO.







Figure 3.2. EM3 current consumption.








Figure 3.3. EM4 current consumption.







# 3.5 Transition between Energy Modes

The transition times are measured from the trigger to the first clock edge in the CPU.

Table 3.4. Energy Modes Transitions

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>EM10</sub>	Transition time from EM1 to EM0		0		HF- CORE- CLK cycles
t <sub>EM20</sub>	Transition time from EM2 to EM0		2		μs
t <sub>EM30</sub>	Transition time from EM3 to EM0		2		μs
t <sub>EM40</sub>	Transition time from EM4 to EM0		163		μs

# 3.6 Power Management

The EFM32TG requires the AVDD\_x, VDD\_DREG and IOVDD\_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

Table 3.5. Power Management

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>BODextthr</sub> -	BOD threshold on falling external supply voltage		1.74		1.96	V
V <sub>BODextthr+</sub>	BOD threshold on rising external supply voltage			1.85	1.98	V
V <sub>PORthr+</sub>	Power-on Reset (POR) threshold on rising external sup- ply voltage				1.98	V
t <sub>RESET</sub>	Delay from reset is released until program execution starts	Applies to Power-on Reset, Brown-out Reset and pin reset.		163		μs
C <sub>DECOUPLE</sub>	Voltage regulator decoupling capacitor.	X5R capacitor recommended. Apply between DECOUPLE pin and GROUND		1		μF



# 3.7 Flash

Table 3.6. Flash

Symbol	Parameter	Condition	Min	Тур	Max	Unit
EC <sub>FLASH</sub>	Flash erase cycles before failure		20000			cycles
		T <sub>AMB</sub> <150°C	10000			h
RET <sub>FLASH</sub>	Flash data retention	T <sub>AMB</sub> <85°C	10			years
		T <sub>AMB</sub> <70°C	20			years
t <sub>W_PROG</sub>	Word (32-bit) programming time		20			μs
t <sub>P_ERASE</sub>	Page erase time		20	20.4	20.8	ms
t <sub>D_ERASE</sub>	Device erase time		40	40.8	41.6	ms
I <sub>ERASE</sub>	Erase current				7 <sup>1</sup>	mA
I <sub>WRITE</sub>	Write current				7 <sup>1</sup>	mA
V <sub>FLASH</sub>	Supply voltage during flash erase and write		1.98		3.8	V

<sup>&</sup>lt;sup>1</sup>Measured at 25°C

# 3.8 General Purpose Input Output

Table 3.7. GPIO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>IOIL</sub>	Input low voltage				0.30V <sub>DD</sub>	٧
V <sub>IOIH</sub>	Input high voltage		0.70V <sub>DD</sub>			V
		Sourcing 0.1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.80V <sub>DD</sub>		V
		Sourcing 0.1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.90V <sub>DD</sub>		V
		Sourcing 1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.85V <sub>DD</sub>		V
V <sub>IOOH</sub>	Output high voltage (Production test condition = 3.0V, DRIVEMODE =	Sourcing 1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.90V <sub>DD</sub>		V
	STANDARD)	Sourcing 6 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.75V <sub>DD</sub>			V
		Sourcing 6 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.85V <sub>DD</sub>			V
		Sourcing 20 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.60V <sub>DD</sub>			V



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		Sourcing 20 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.80V <sub>DD</sub>			V
		Sinking 0.1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.20V <sub>DD</sub>		V
		Sinking 0.1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.10V <sub>DD</sub>		V
		Sinking 1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.10V <sub>DD</sub>		V
V <sub>IOOL</sub>	Output low voltage (Production test condition = 3.0V,	Sinking 1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW		0.05V <sub>DD</sub>		V
V IOOL	DRIVEMODE = STANDARD)	Sinking 6 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.30V <sub>DD</sub>	V
		Sinking 6 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.20V <sub>DD</sub>	V
		Sinking 20 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.35V <sub>DD</sub>	V
		Sinking 20 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.20V <sub>DD</sub>	V
I <sub>IOLEAK</sub>	Input leakage cur- rent	High Impedance IO connected to GROUND or V <sub>DD</sub>		±0.1	±100	nA
R <sub>PU</sub>	I/O pin pull-up resistor			40		kOhm
R <sub>PD</sub>	I/O pin pull-down resistor			40		kOhm
R <sub>IOESD</sub>	Internal ESD series resistor			200		Ohm
<sup>t</sup> IOGLITCH	Pulse width of pulses to be removed by the glitch suppression filter		10		50	ns
	Output fall time	GPIO_Px_CTRL DRIVEMODE = LOWEST and load capaci- tance C <sub>L</sub> =12.5-25pF.	20+0.1C <sub>L</sub>		250	ns
t <sub>IOOF</sub>	Output fall time	GPIO_Px_CTRL DRIVEMODE = LOW and load capacitance C <sub>L</sub> =350-600pF	20+0.1C <sub>L</sub>		250	ns
V <sub>IOHYST</sub>	I/O pin hysteresis (V <sub>IOTHR+</sub> - V <sub>IOTHR-</sub> )	V <sub>DD</sub> = 1.98 - 3.8 V	0.1V <sub>DD</sub>			V





### 3.9.3 LFRCO

Table 3.10. LFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>LFRCO</sub>	Oscillation frequency , V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		31.29	32.768	34.24	kHz
t <sub>LFRCO</sub>	Startup time not including software calibration			150		μs
I <sub>LFRCO</sub>	Current consumption			210	380	nA
TUNESTEP <sub>L</sub> .	Frequency step for LSB change in TUNING value			1.5		%

Figure 3.10. Calibrated LFRCO Frequency vs Temperature and Supply Voltage






### 3.9.4 HFRCO


Table 3.11. HFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		28 MHz frequency band	27.16	28.0	28.84	MHz
		21 MHz frequency band	20.37	21.0	21.63	MHz
f	Oscillation frequen-	14 MHz frequency band	13.58	14.0	14.42	MHz
f <sub>HFRCO</sub>	cy, $V_{DD}$ = 3.0 V, $T_{AMB}$ =25°C	11 MHz frequency band	10.67	11.0	11.33	MHz
		7 MHz frequency band	6.40 <sup>1</sup>	6.60 <sup>1</sup>	6.80 <sup>1</sup>	MHz
		1 MHz frequency band	1.16 <sup>2</sup>	1.20 <sup>2</sup>	1.24 <sup>2</sup>	MHz
tHFRCO_settling	Settling time after start-up	f <sub>HFRCO</sub> = 14 MHz		0.6		Cycles
	Current consump-	f <sub>HFRCO</sub> = 28 MHz		160	190	μΑ
I <sub>HFRCO</sub>	tion (Production test condition = 14 MHz)	f <sub>HFRCO</sub> = 21 MHz		125	155	μΑ



Figure 3.16. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature





#### 3.9.5 AUXHFRCO

Table 3.12. AUXHFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		28 MHz frequency band	27.16	28.0	28.84	MHz
		21 MHz frequency band	20.37	21.0	21.63	MHz
ļ	Oscillation frequen-	14 MHz frequency band	13.58	14.0	14.42	MHz
† <sub>AUXHFRCO</sub>	cy, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C	11 MHz frequency band	10.67	11.0	11.33	MHz
		7 MHz frequency band	6.40 <sup>1</sup>	6.60 <sup>1</sup>	6.80 <sup>1</sup>	MHz
		1 MHz frequency band	1.16 <sup>2</sup>	1.20 <sup>2</sup>	1.24 <sup>2</sup>	MHz
t <sub>AUXHFRCO_settlii</sub>	gSettling time after start-up	f <sub>AUXHFRCO</sub> = 14 MHz		0.6		Cycles
TUNESTEP <sub>AUX</sub>	Frequency step for LSB change in TUNING value			0.3 <sup>3</sup>		%

<sup>&</sup>lt;sup>1</sup>For devices with prod. rev. < 19, Typ = 7MHz and Min/Max values not applicable.

#### **3.9.6 ULFRCO**

Table 3.13. ULFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>ULFRCO</sub>	Oscillation frequen- cy	25°C, 3V	0.70		1.75	kHz
TC <sub>ULFRCO</sub>	Temperature coefficient			0.05		%/°C
VC <sub>ULFRCO</sub>	Supply voltage co- efficient			-18.2		%/V

<sup>&</sup>lt;sup>2</sup>For devices with prod. rev. < 19, Typ = 1MHz and Min/Max values not applicable.

<sup>&</sup>lt;sup>3</sup>The TUNING field in the CMU\_AUXHFRCOCTRL register may be used to adjust the AUXHFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the AUXHFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.



Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>ADCCLK</sub>	ADC Clock Frequency				13	MHz
t <sub>ADCCONV</sub>	Conversion time	6 bit	7			ADC- CLK Cycles
		8 bit	11			ADC- CLK Cycles
		12 bit	13			ADC- CLK Cycles
t <sub>ADCACQ</sub>	Acquisition time	Programmable	1		256	ADC- CLK Cycles
t <sub>ADCACQVDD3</sub>	Required acquisition time for VDD/3 reference		2			μs
t <sub>ADCSTART</sub>	Startup time of ref- erence generator and ADC core in NORMAL mode			5		μs
	Startup time of reference generator and ADC core in KEEPADCWARM mode			1		μs
	Signal to Noise Ratio (SNR)	1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		59		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		65		dB
		1 MSamples/s, 12 bit, differential, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differential, internal 2.5V reference		65		dB
SNR <sub>ADC</sub>		1 MSamples/s, 12 bit, differential, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, V <sub>DD</sub> reference		67		dB
		1 MSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference		69		dB
		200 kSamples/s, 12 bit, single ended, internal 1.25V reference		62		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference	63	67		dB



at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.

The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.17 (p. 30) and Figure 3.18 (p. 30), respectively.

Figure 3.17. Integral Non-Linearity (INL)






Figure 3.18. Differential Non-Linearity (DNL)




<sup>&</sup>lt;sup>2</sup>Typical numbers given by abs(Mean) / (85 - 25).

<sup>&</sup>lt;sup>3</sup>Max number given by (abs(Mean) + 3x stddev) / (85 - 25).


Figure 3.29. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1



Current consumption, HYSTSEL = 4



Response time ,  $V_{cm} = 1.25V$ , CP+ to CP- = 100mV



Hysteresis



### 3.16 I2C

Table 3.20. I2C Standard-mode (Sm)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0		100 <sup>1</sup>	kHz
t <sub>LOW</sub>	SCL clock low time	4.7			μs
t <sub>HIGH</sub>	SCL clock high time	4.0			μs
t <sub>SU,DAT</sub>	SDA set-up time	250			ns
t <sub>HD,DAT</sub>	SDA hold time	8		3450 <sup>2,3</sup>	ns
t <sub>SU,STA</sub>	Repeated START condition set-up time	4.7			μs
t <sub>HD,STA</sub>	(Repeated) START condition hold time	4.0			μs
t <sub>SU,STO</sub>	STOP condition set-up time	4.0			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7			μs

<sup>&</sup>lt;sup>1</sup>For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32TG Reference Manual.

#### Table 3.21. I2C Fast-mode (Fm)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0		400 <sup>1</sup>	kHz
t <sub>LOW</sub>	SCL clock low time	1.3			μs
t <sub>HIGH</sub>	SCL clock high time	0.6			μs
t <sub>SU,DAT</sub>	SDA set-up time	100			ns
t <sub>HD,DAT</sub>	SDA hold time	8		900 <sup>2,3</sup>	ns
t <sub>SU,STA</sub>	Repeated START condition set-up time	0.6			μs
t <sub>HD,STA</sub>	(Repeated) START condition hold time	0.6			μs
t <sub>SU,STO</sub>	STOP condition set-up time	0.6			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	1.3			μs

<sup>&</sup>lt;sup>1</sup>For the minimum HFPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32TG Reference Manual.

<sup>&</sup>lt;sup>2</sup>The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).

<sup>&</sup>lt;sup>3</sup>When transmitting data, this number is guaranteed only when I2Cn\_CLKDIV < ((3450\*10<sup>-9</sup> [s] \* f<sub>HFPERCLK</sub> [Hz]) - 4).

 $<sup>^2</sup>$ The maximum SDA hold time ( $t_{HD,DAT}$ ) needs to be met only when the device does not stretch the low time of SCL ( $t_{LOW}$ ).

<sup>&</sup>lt;sup>3</sup>When transmitting data, this number is guaranteed only when I2Cn\_CLKDIV < ((900\*10<sup>-9</sup> [s] \* f<sub>HFPERCLK</sub> [Hz]) - 4).



DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX
D	0.170	-	0.270	S1	-	4.500 BSC	-
E	0.950	-	1.050	V	-	9.000 BSC	-
F	0.170	-	0.230	V1	-	4.500 BSC	-
G	-	0.500 BSC	-	W	-	0.200 BSC	-
Н	0.050	-	0.150	AA	-	1.000 BSC	-
J	0.090	-	0.200				
К	0.500	-	0.700				
L	0DEG	-	7DEG				

The TQFP48 Package is 7 by 7 mm in size and has a 0.5 mm pin pitch.

The TQFP48 Package uses Nickel-Palladium-Gold preplated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx



## A Disclaimer and Trademarks

#### A.1 Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



# **Table of Contents**

	Ordering Information	
2.	System Summary	3
	2.1. System Introduction	Э
	2.2. Configuration Summary	7
	2.3. Memory Map	
3	Electrical Characteristics	c
٥.	3.1. Test Conditions	
	3.2. Absolute Maximum Ratings	
	3.3. General Operating Conditions	
	3.5. General Operating Conditions	2
	3.4. Current Consumption	. 10
	3.5. Transition between Energy Modes	. 12
	3.6. Power Management	. 12
	3.7. Flash	13
	3.8. General Purpose Input Output	
	3.9. Oscillators	. 21
	3.10. Analog Digital Converter (ADC)	. 26
	3.11. Digital Analog Converter (DAC)	. 34
	3.12. Operational Amplifier (OPAMP)	. 35
	3.13. Analog Comparator (ACMP)	. 40
	3.14. Voltage Comparator (VCMP)	42
	3.15. LCD	43
	3.16. I2C	
	3.17. Digital Peripherals	
1		
4.	Pinout and Package	
	4.1. Pinout	40
	4.2. Alternate Functionality Pinout	
	4.3. GPIO Pinout Overview	
	4.4. Opamp Pinout Overview	
	4.5. TQFP48 Package	. 53
5.	PCB Layout and Soldering	. 55
	5.1. Recommended PCB Layout	. 55
	5.2. Soldering Information	. 57
6.	Chip Marking, Revision and Errata	. 58
	6.1. Chip Marking	. 58
	6.2. Revision	
	6.3. Errata	
7.	Revision History	
•	7.1. Revision 1.40	50
	7.2. Revision 1.30	
	7.3. Revision 1.21	
	7.4. Revision 1.20	60
	7.5. Revision 1.10	
	7.0. Revision 1.10	00
	7.6. Revision 1.00	
	7.7. Revision 0.96	
	7.8. Revision 0.95	
	7.9. Revision 0.92	61
	7.10. Revision 0.90	
Α.	Disclaimer and Trademarks	
	A.1. Disclaimer	62
	A.2. Trademark Information	. 62
В.	Contact Information	63
	R 1	



# **List of Figures**

2.1. Block Diagram	. 3
2.2. EFM32TG822 Memory Map with largest RAM and Flash sizes	8
3.1. EM2 current consumption. RTC prescaled to 1kHz, 32.768 kHz LFRCO.	. 11
3.2. EM3 current consumption.	11
3.3. EM4 current consumption.	
3.4. Typical Low-Level Output Current, 2V Supply Voltage	
3.5. Typical High-Level Output Current, 2V Supply Voltage	
3.6. Typical Low-Level Output Current, 3V Supply Voltage	
3.7. Typical High-Level Output Current, 3V Supply Voltage	
3.8. Typical Low-Level Output Current, 3.8V Supply Voltage	
3.9. Typical High-Level Output Current, 3.8V Supply Voltage	20
3.10. Calibrated LFRCO Frequency vs Temperature and Supply Voltage	
3.11. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature	
3.12. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature	
3.13. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature	
3.14. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature	
3.15. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature	
3.16. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature	
3.17. Integral Non-Linearity (INL)	30
3.18. Differential Non-Linearity (DNL)	
3.19. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C	
3.20. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C	
3.21. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C	
3.22. ADC Absolute Offset, Common Mode = Vdd /2	
3.23. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V	
3.24. OPAMP Common Mode Rejection Ratio	
3.25. OPAMP Positive Power Supply Rejection Ratio	
3.26. OPAMP Negative Power Supply Rejection Ratio	
3.27. OPAMP Voltage Noise Spectral Density (Unity Gain) V <sub>out</sub> =1V	38
3.28. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)	
3.29. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1	41
4.1. EFM32TG822 Pinout (top view, not to scale)	46
4.2. Opamp Pinout	
4.3. TQFP48	
5.1. TQFP48 PCB Land Pattern	
5.2. TQFP48 PCB Solder Mask	
5.3. TQFP48 PCB Stencil Design	. 57 58
DI EXAMORE CHO MARKIO 1100 MEW)	ാര



# **List of Equations**

3.1. Total ACMP Active Current	40
3.2. VCMP Trigger Level as a Function of Level Setting	42
3.3 Total LCD Current Based on Operational Mode and Internal Boost	43