



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m306n4fggp-u3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.6 Pin Functions

Tables 1.5 to 1.7 list the Pin Functions.

Table 1.5 Pin Functions (1)

Signal Name	Pin Name	I/O Type	Description
Power supply	VCC1, VCC2,	I	Apply 4.2 to 5.5 V (T/V-ver.), 3.0 to 5.5 V (Normal-ver.) to the VCC1 $$
input	VSS		and VCC2 pins and $0\ \text{V}$ to the VSS pin. The VCC apply condition is
			that VCC2 = VCC1 (1).
Analog power	AVCC, AVSS	I	Applies the power supply for the A/D converter. Connect the AVCC
supply input			pin to VCC1. Connect the AVSS pin to VSS.
Reset input	RESET	I	The MCU is in a reset state when applying "L" to the this pin.
CNVSS	CNVSS	I	Switches processor mode. Connect this pin to VSS to when after
			a reset to start up in single-chip mode. Connect this pin to VCC1
			to start up in microprocessor mode.
External data	BYTE	I	Switches the data bus in external memory space. The data bus
bus width			is 16-bit long when the this pin is held "L" and 8-bit long when
select input			the this pin is held "H". Set it to either one. Connect this pin to
			VSS when single-chip mode.
Bus control	D0 to D7	I/O	Inputs and outputs data (D0 to D7) when these pins are set as
pins			the separate bus.
	D8 to D15	I/O	Inputs and outputs data (D8 to D15) when external 16-bit data
			bus is set as the separate bus.
	A0 to A19	0	Output address bits (A0 to A19).
	A0/D0 to A7/D7	I/O	Input and output data (D0 to D7) and output address bits (A0 to
			A7) by time-sharing when external 8-bit data bus are set as the
			multiplexed bus.
	A1/D0 to A8/D7	I/O	Input and output data (D0 to D7) and output address bits (A1 to
			A8) by time-sharing when external 16-bit data bus are set as the
			multiplexed bus.
	CS0 to CS3	0	Output CS0 to CS3 signals. CS0 to CS3 are chip-select signals
			to specify an external space.
	WRL/WR	0	Output WRL, WRH, (WR, BHE), RD signals. WRL and WRH or
	WRH/BHE		BHE, and WR can be switched by program.
	RD		WRL, WRH, and RD are selected The WRL signal because of the control of the
			The WRL signal becomes "L" by writing data to an even address
			in an external memory space.
			The WRH signal becomes "L" by writing data to an odd address
			in an external memory space.
			The RD pin signal becomes "L" by reading data in an external
			memory space.
			WR, BHE, and RD are selected The WR signal becomes "I " by writing data in an external property of the p
			The WR signal becomes "L" by writing data in an external
			memory space. The RD signal becomes "L" by reading data in an external
			memory space. The BHE signal becomes "L" by accessing an odd address.
			Select WR, BHE, and RD for an external 8-bit data bus.
	ALE		ALE is a signal to latch the address.
	ALE	0	While the HOLD pin is held "L", the MCU is placed in a hold
	HOLD	ı	state.
	LILDA		In a hold state, HLDA outputs a "L" signal.
	HLDA	0	While applying a "L" signal to the RDY pin, the MCU is placed in
	RDY	'	a wait state.
			a wait otato.

I: Input

O: Output

I/O: Input/Output

NOTE:

1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.



3. Memory

Figure 3.1 shows a Memory Map. The address space extends the 1 Mbyte from address 00000h to FFFFFh. The internal ROM is allocated in a lower address direction beginning with address FFFFFh. For example, a 128-Kbyte internal ROM is allocated to the addresses from E0000h to FFFFFh.


As for the flash memory version, 4-Kbyte space (block A) exists in 0F000h to 0FFFFh. 4-Kbyte space is mainly for storing data. In addition to storing data, 4-Kbyte space also can store programs.

The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 5-Kbyte internal RAM is allocated to the addresses from 00400h to 017FFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The Special Function Registers (SFRs) are allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be accessed by user.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to M16C/60, M16C/20, M16C/Tiny Series Software Manual. In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.



- 1. During memory expansion mode or microprocessor mode, cannot be used.
- In memory expansion mode, cannot be used.
- 3. As for the flash memory version, 4-Kbyte space (block A) exists.
- 4. When using the masked ROM version, write nothing to internal ROM area.
- 5. Shown here is a memory map for the case where the PM10 bit in the PM1 register is 1 (block A enabled, addresses 10000h to 26FFFh for CS2 area) and the PM13 bit in the PM1 register is 1 (internal RAM area is expanded over 192 Kbytes).

Figure 3.1 Memory Map

Table 4.5 SFR Information (5)

Address	Register	Symbol	After Reset
0100h	<u> </u>		XXh
0101h			XXh
0102h	CAN0 Message Box 10: Identifier / DLC		XXh
0103h	C		XXh
0104h			XXh XXh
0105h			XXh
0106h 0107h			XXh
0107fi 0108h		<u> </u>	XXh
0109h			XXh
010Ah	CAN0 Message Box 10: Data Field		XXh
010Bh			XXh
010Ch			XXh
010Dh			XXh
010Eh	CAN0 Message Box 10: Time Stamp		XXh
010Fh	OANO Message Dox To. Time Stamp		XXh
0110h			XXh
0111h			XXh
0112h	CAN0 Message Box 11: Identifier / DLC		XXh
0113h	· · · · · · · · · · · · · · · · · · ·		XXh
0114h			XXh XXh
0115h 0116h			XXn
0116h 0117h			XXh
0117h 0118h			XXh
0119h			XXh
011Ah	CAN0 Message Box 11: Data Field		XXh
011Bh			XXh
011Ch			XXh
011Dh			XXh
011Eh	CAN0 Message Box 11: Time Stamp		XXh
011Fh	OANO Message Dox 11. Time Stamp		XXh
0120h			XXh
0121h			XXh
0122h	CAN0 Message Box 12: Identifier / DLC		XXh
0123h	, and the second		XXh XXh
0124h			XXh
0125h 0126h			XXh
0120H			XXh
0127h			XXh
0129h	0.000		XXh
012Ah	CAN0 Message Box 12: Data Field		XXh
012Bh			XXh
012Ch			XXh
012Dh			XXh
012Eh	CAN0 Message Box 12: Time Stamp		XXh
012Fh			XXh
0130h			XXh
0131h			XXh
0132h	CAN0 Message Box 13: Identifier / DLC		XXh
0133h 0134h			XXh XXh
0134fi 0135h			XXh
0136h			XXh
0137h			XXh
0138h			XXh
0139h	CANO Massage Pay 10: Pata Field		XXh
013Ah	CAN0 Message Box 13: Data Field		XXh
013Bh			XXh
013Ch			XXh
013Dh			XXh
013Eh	CAN0 Message Box 13: Time Stamp		XXh
013Fh	S to sougo Box 10. Timo otamp		XXh

X: Undefined

Table 4.8 SFR Information (8) (1)

Address	Register	Symbol	After Reset
01C0h	Timer B3, B4, B5 Count Start Flag	TBSR	000XXXXXb
01C0H	Timer B3, B4, B3 Count Start Flag	IBSN	000//////
01C1h			XXh
01C2h	Timer A1-1 Register	TA11	XXh
01C3H			XXh
01C4fi	Timer A2-1 Register	TA21	XXh
			XXh
01C6h	Timer A4-1 Register	TA41	XXh
01C7h	Three Dhace DMM Control Desister C	INVC0	00h
01C8h	Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1	INVC1	00h
01C9h	Three-Phase Output Buffer Register 0	IDB0	00111111b
01CAh			
01CBh	Three-Phase Output Buffer Register 1	IDB1	00111111b
01CCh	Dead Time Timer	DTT	XXh
01CDh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XXh
01CEh			
01CFh			200
01D0h	Timer B3 Register	TB3 —	XXh
01D1h			XXh
01D2h	Timer B4 Register	TB4	XXh
01D3h	2 . r logistor	.57	XXh
01D4h	Timer B5 Register	TB5	XXh
01D5h	Timer bo Hegiotei	100	XXh
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh	Timer B3 Mode Register	TB3MR	00XX0000b
01DCh	Timer B4 Mode Register	TB4MR	00XX0000b
01DDh	Timer B5 Mode Register	TB5MR	00XX0000b
01DEh	Interrupt Source Select Register 0	IFSR0	00XXX000b
01DFh	Interrupt Source Select Register 1	IFSR1	00h
01E0h	SI/O3 Transmit/Receive Register	S3TRR	XXh
01E1h			
01E2h	SI/O3 Control Register	S3C	01000000b
01E3h	SI/O3 Bit Rate Register	S3BRG	XXh
01E4h	Oli Od Bit Hate Hegister	CODITO	AAII
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh	LIADTO Chasial Made Degister 4	LIOCADA	006
01ECh	UARTO Special Mode Register 4	U0SMR4	00h
01EDh	UARTO Special Mode Register 3	U0SMR3	000X0X0Xb
01EEh	UARTO Special Mode Register 2	U0SMR2	X0000000b
01EFh	UARTO Special Mode Register	UOSMR	X000000b
01F0h	UART1 Special Mode Register 4	U1SMR4	00h
01F1h	UART1 Special Mode Register 3	U1SMR3	000X0X0Xb
01F2h	UART1 Special Mode Register 2	U1SMR2	X000000b
01F3h	UART1 Special Mode Register	U1SMR	X000000b
01F4h	UART2 Special Mode Register 4	U2SMR4	00h
01F5h	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
01F6h	UART2 Special Mode Register 2	U2SMR2	X000000b
01F7h	UART2 Special Mode Register	U2SMR	X000000b
01F8h	UART2 Transmit/Receive Mode Register	U2MR	00h
01F9h	UART2 Bit Rate Register	U2BRG	XXh
01FAh	UART2 Transmit Buffer Register	U2TB	XXh
01FBh	OAITE Hallollik Dullet Neglotet	0216	XXh
01FCh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
01FDh	UART2 Transmit/Receive Control Register 1	U2C1	0000010b
01FEh	LIADTO Dessive Duffer Desister	LIODE	XXh
01FFh	UART2 Receive Buffer Register	U2RB	XXh
	•	•	

X: Undefined

NOTE:

Blank spaces are reserved. No access is allowed.


Table 4.11 SFR Information (11)

Address	Register	Symbol	After Reset
0280h			XXh
0281h			XXh
0282h	CAN1 Message Box 2: Identifier / DLC		XXh XXh
0283h 0284h			XXh
0285h			XXh
0286h			XXh
0287h			XXh
0288h			XXh
0289h	CAN1 Message Box 2: Data Field		XXh
028Ah	Of it i moodage box 2. Baila i loid		XXh
028Bh			XXh
028Ch			XXh
028Dh			XXh XXh
028Eh 028Fh	CAN1 Message Box 2: Time Stamp		XXh
0290h			XXh
0291h			XXh
0292h	CANIA Massaca Bass Co. Idantifica / BL C		XXh
0293h	CAN1 Message Box 3: Identifier / DLC		XXh
0294h			XXh
0295h			XXh
0296h			XXh
0297h			XXh XXh
0298h			XXh
0299h 029Ah	CAN1 Message Box 3: Data Field		XXh
029An			XXh
029Ch			XXh
029Dh			XXh
029Eh	CAN1 Message Box 3: Time Stamp		XXh
029Fh	CANT Message Box 3. Time Stamp		XXh
02A0h			XXh
02A1h			XXh
02A2h 02A3h	CAN1 Message Box 4: Identifier / DLC		XXh XXh
02A3H 02A4h			XXh
02A5h			XXh
02A6h			XXh
02A7h			XXh
02A8h			XXh
02A9h	CAN1 Message Box 4: Data Field		XXh
02AAh	o www moodago box ii bala i lola		XXh
02ABh			XXh
02ACh 02ADh			XXh XXh
02ADII		- 	XXh
02AFh	CAN1 Message Box 4: Time Stamp		XXh
02B0h			XXh
02B1h			XXh
02B2h	CAN1 Message Box 5: Identifier / DLC		XXh
02B3h	C. III. III. Sougo Box o. Idollation / BEO	<u> </u>	XXh
02B4h			XXh
02B5h			XXh XXh
02B6h 02B7h			XXh
02B7fi			XXh
02B9h	OMM Marrow Bros But State		XXh
02BAh	CAN1 Message Box 5: Data Field		XXh
02BBh			XXh
02BCh			XXh
02BDh			XXh
02BEh	CAN1 Message Box 5: Time Stamp		XXh
02BFh	l "		XXh

Table 5.3 Recommended Operating Conditions (2) (1)

Symbol	Parameter			Standard			Unit	
Symbol		Parameter			Min.	Тур.	Max.	Offic
f(XIN)	Main clock input oscillation	No wait	Mask ROM version	VCC = 4.2 to 5.5 V	0		16	MHz
	frequency (2) (3) (4)		Flash memory version					
f(XCIN)	Sub clock oscillation fre	quency				32.768	50	kHz
f(Ring)	On-chip oscillation frequency	uency				1		MHz
f(PLL)	PLL clock oscillation frequency			16		20	MHz	
f(BCLK)	CPU operation clock			VCC = 4.2 to 5.5 V	0		20	MHz
tsu(PLL)	PLL frequency synthesizer stabilization wait time						20	ms

- 1. Referenced to VCC = 4.2 to 5.5 V at Topr = -40 to 85°C unless otherwise specified.
- 2. Relationship between main clock oscillation frequency and supply voltage is shown right.
- 3. Execute program/erase of flash memory by VCC = 5.0 \pm 0.5 V.
- 4. When using over 16 MHz, use PLL clock. PLL clock oscillation frequency which can be used is 16 MHz or 20 MHz.



M16C/6N Group (M16C/6N4)

Table 5.4 Electrical Characteristics (1) (1)

Symbol		Pa	rameter	Measuring Condition		tandar		Unit
					IVIIII.	Тур.	Max.	
V он	HIGH output		0_7, P1_0 to P1_7, P2_0 to P2_7,		Vcc-2.0		Vcc	V
	voltage		3_7, P4_0 to P4_7, P5_0 to P5_7,					
			P6_7, P7_0, P7_2 to P7_7,					
			P8_4, P8_6, P8_7, P9_0,					
			P9_7, P10_0 to P10_7					
Vон	HIGH output		0_7, P1_0 to P1_7, P2_0 to P2_7,		Vcc-0.3		Vcc	V
	voltage		3_7, P4_0 to P4_7, P5_0 to P5_7,					
			P6_7, P7_0, P7_2 to P7_7,					
			P8_4, P8_6, P8_7, P9_0,					
			P9_7, P10_0 to P10_7	1 4 4	0.0			
Vон	HIGH output	XOUT	HIGHPOWER	Iон = −1 mA	3.0		Vcc	V
	voltage		LOWPOWER	Iон = −0.5 mA	3.0		Vcc	
	HIGH output	XCOUT	HIGHPOWER	With no load applied		2.5		V
	voltage		LOWPOWER	With no load applied		1.6	0.0	
Vol	LOW output voltage		0_7, P1_0 to P1_7, P2_0 to P2_7,				2.0	V
	voltage		3_7, P4_0 to P4_7, P5_0 to P5_7,					
			6_7, P7_0 to P7_7, P8_0 to P8_4,					
			_7, P9_0 to P9_7, P10_0 to P10_7					
Vol	LOW output voltage		0_7, P1_0 to P1_7, P2_0 to P2_7,				0.45	V
			3_7, P4_0 to P4_7, P5_0 to P5_7,					
			6_7, P7_0 to P7_7, P8_0 to P8_4,					
\ /			_7, P9_0 to P9_7, P10_0 to P10_7					V
Vol	LOW output voltage	XOUT	HIGHPOWER	I _{OL} = 1 mA			2.0	V
			LOWPOWER	IoL = 0.5 mA		0	2.0	V
	LOW output voltage	XCOUT	HIGHPOWER	With no load applied		0		V
\/ . \/	Hysteresis	LIOLD DD	LOWPOWER	With no load applied	0.2		4.0	V
V _T +-V _T -	Trysteresis		TAOIN to TA4IN, TB0IN to TB5IN,		0.2		1.0	V
			T5, NMI, ADTRG, CTS0 to CTS2,					
			CL2, SDA0 to SDA2, CLK0 to CLK3, to TA4OUT, $\overline{KI0}$ to $\overline{KI3}$,					
			· · · · · · · · · · · · · · · · · · ·					
V _T +-V _T -	Hysteresis	RESET	RXD2, SIN3		0.0		2.5	V
<u>vт+-vт-</u> І _{ін}	HIGH input			\\ F \\	0.2		5.0	μA
IIH	current		0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7,				5.0	μΑ
	Carront		3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_7,					
			0_7, P7_0 to P7_7, P8_0 to P8_7, 9_7, P10_0 to P10_7,					
			BET, CNVSS, BYTE					
I _{IL}	LOW input	-	0_7, P1_0 to P1_7, P2_0 to P2_7,	V. – 0 V			-5.0	μΑ
IIL	current	· 	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7,				-5.0	μΛ
			6_7, P7_0 to P7_7, P8_0 to P8_7,					
			9_7, P10_0 to P10_7,					
			SET, CNVSS, BYTE					
RPULLUP	Pull-up		0_7, P1_0 to P1_7, P2_0 to P2_7,	V ₁ = 0 V	30	50	170	kΩ
. IFULLUP	resistance		0_7,11_0 to 11_7,12_0 to 12_7, 3_7, P4_0 to P4_7, P5_0 to P5_7,		50	50		
	i coiotalloc		6_7, P7_0, P7_2 to P7_7, P8_0 to					
			_6, P8_7, P9_0, P9_2 to P9_7,					
		P10_0 to						
RfXIN	Feedback resis		XIN			1.5		ΜΩ
LUVIN			XCIN			1.5		MΩ
RfXCIN	Feedback resis	sianice				1.0		

NOTES:

1. Referenced to VCC = 4.2 to 5.5 V, VSS = 0 V at Topr = -40 to 85°C, f(BCLK) = 20 MHz unless otherwise specified.

Table 5.5 Electrical Characteristics (2) (1)

Symbol	Pa	rameter	Moacur	ing Condition	Standard			Unit
					Min.	Тур.	Max.	Unit
Icc	Power supply	In single-chip mode,	Mask ROM	f(BCLK) = 20 MHz,		18	32	mA
	current	the output pins are		PLL operation,				
	(VCC = 4.2 to 5.5 V)	open and other pins		No division				
		are VSS.		On-chip oscillation,		1		mA
				No division				
			Flash memory	f(BCLK) = 20 MHz,		20	34	mΑ
				PLL operation,				
				No division				
				On-chip oscillation,		1.8		mΑ
				No division				
			Flash memory	f(BCLK) = 10 MHz,		15		mΑ
			program	VCC = 5 V				
			Flash memory	f(BCLK) = 10 MHz,		25		mΑ
			erase	VCC = 5 V				
			Mask ROM	f(BCLK) = 32kHz,		25		μΑ
				Low power dissipation				
				mode, ROM (2)				
			Flash memory	f(BCLK) = 32 kHz,		25		μΑ
				Low power dissipation				
				mode, RAM (2)				
				f(BCLK) = 32 kHz,		420		μΑ
				Low power dissipation				
				mode,				
				Flash memory (2)				
			Mask ROM	On-chip oscillation,		50		μΑ
			Flash memory	Wait mode				
				f(BCLK) = 32 kHz,		8.5		μΑ
				Wait mode (3),				
				Oscillation capacity High				
				f(BCLK) = 32 kHz,		3.0		μΑ
				Wait mode (3),				•
				Oscillation capacity Low				
				Stop mode,		0.8	3.0	μA
				Topr = 25°C				

- 1. Referenced to VCC = 4.2 to 5.5 V, VSS = 0 V at Topr = -40 to 85°C, f(BCLK) = 20 MHz unless otherwise specified.
- 2. This indicates the memory in which the program to be executed exists.
- 3. With one timer operated using fC32.

Timing Requirements

M16C/6N Group (M16C/6N4)

VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)

Table 5.17 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Davameter	Stan	Unit	
Syllibol	Parameter -		Max.	Offic
tc(TB)	TBiIN input cycle time (counted on one edge)	100		ns
tw(TBH)	TBiIN input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBiIN input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBiIN input cycle time (counted on both edges)	200		ns
tw(TBH)	TBiIN input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBiIN input LOW pulse width (counted on both edges)	80		ns

Table 5.18 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	Unit	
	Parameter		Max.	Unit
t _{c(TB)}	TBiIN input cycle time	400		ns
tw(TBH)	TBiIN input HIGH pulse width	200		ns
tw(TBL)	TBiIN input LOW pulse width	200		ns

Table 5.19 Timer B Input (Pulse Width Measurement Mode)

Symbol	Darameter		Standard		
	Parameter	Min.	Max.	Unit	
t _{c(TB)}	TBiIN input cycle time	400		ns	
tw(TBH)	TBiIN input HIGH pulse width	200		ns	
tw(TBL)	TBiIN input LOW pulse width	200		ns	

Table 5.20 A/D Trigger Input

Symbol	Dorometer		Standard		
	Parameter	Min.	Max.	Unit	
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns	
tw(ADL)	ADTRG input LOW pulse width	125		ns	

Table 5.21 Serial Interface

Cumbal	Dovementor		Standard		
Symbol	Parameter	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	CLKi input cycle time 200		ns	
tw(CKH)	CLKi input HIGH pulse width 100			ns	
tw(CKL)	CLKi input LOW pulse width			ns	
td(C-Q)	TXDi output delay time		80	ns	
th(C-Q)	TXDi hold time	0		ns	
tsu(D-C)	RXDi input setup time	70		ns	
th(C-D)	RXDi input hold time 90				

Table 5.22 External Interrupt INTi Input

Symbol	Parameter -	Standard		11
		Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width 250			ns
tw(INL)	INTi input LOW pulse width	250		ns



Switching Characteristics

VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 5.25 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting, external area access and multiplexed bus selection)

Symbol	Parameter	Measuring	Stand	Standard	
Cyrribor		Condition	Min.	Max.	Unit
$t_{\text{d(BCLK-AD)}}$	Address output delay time	Figure 5.2		25	ns
$t_{\text{h(BCLK-AD)}}$	Address output hold time (in relation to BCLK)		4		ns
$t_{\text{h(RD-AD)}}$	Address output hold time (in relation to RD)		(NOTE 1)		ns
$t_{\text{h(WR-AD)}}$	Address output hold time (in relation to WR)		(NOTE 1)		ns
$t_{\text{d}(\text{BCLK-CS})}$	Chip select output delay time			25	ns
$t_{\text{h}(\text{BCLK-CS})}$	Chip select output hold time (in relation to BCLK)		4		ns
$t_{\text{h(RD-CS)}}$	Chip select output hold time (in relation to RD)		(NOTE 1)		ns
$t_{\text{h(WR-CS)}}$	Chip select output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-RD)	RD signal output delay time			25	ns
$t_{\text{h(BCLK-RD)}}$	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (in relation to BCLK)		4		ns
td(DB-WR)	Data output delay time (in relation to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA output delay time			40	ns
$t_{\text{d}(\text{BCLK-ALE})}$	ALE signal output delay time (in relation to BCLK)			15	ns
$t_{\text{h(BCLK-ALE)}}$	ALE signal output hold time (in relation to BCLK)		-4		ns
td(AD-ALE)	ALE signal output delay time (in relation to Address)		(NOTE 3)		ns
th(ALE-AD)	ALE signal output hold time (in relation to Address)		(NOTE 4)		ns
td(AD-RD)	RD signal output delay from the end of Address		0		ns
td(AD-WR)	WR signal output delay from the end of Address		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f(BCLK)}$$
 - 40 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 25 \text{ [ns]}$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 15 \text{ [ns]}$$





Figure 5.3 Timing Diagram (1)



Measuring conditions:

- VCC = 5 V
- Input timing voltage : Determined with $V_{IL} = 1.0 \text{ V}$, $V_{IH} = 4.0 \text{ V}$
- Output timing voltage: Determined with Vol = 2.5 V, Voh = 2.5 V

Figure 5.4 Timing Diagram (2)




Figure 5.7 Timing Diagram (5)




Figure 5.8 Timing Diagram (6)

M16C/6N Group (M16C/6N4)

Table 5.33 Electrical Characteristics (2) (1)

Parameter	Measuring Condition		Standard			Unit	
				Min.	Тур.	Max.	Offic
Power supply	•	Mask ROM	, ,		20	36	mA
current							
(VCC = 3.0 to 5.5 V)							
	are VSS.		On-chip oscillation,		1		mA
			No division				
		Flash memory	f(BCLK) = 24 MHz,		22	38	mA
			PLL operation,				
			No division				
			On-chip oscillation,		1.8		mA
			No division				
		Flash memory	f(BCLK) = 10 MHz,		15		mA
		program	VCC = 5 V				
		Flash memory	f(BCLK) = 10 MHz,		25		mA
		erase	VCC = 5 V				
		Mask ROM	f(BCLK) = 32 kHz,		25		μΑ
			Low power dissipation				
			mode, ROM (2)				
		Flash memory	f(BCLK) = 32 kHz,		25		μA
			Low power dissipation				·
			mode, RAM (2)				
			f(BCLK) = 32 kHz,		420		μA
			Low power dissipation				
			mode,				
			Flash memory (2)				
		Mask ROM	On-chip oscillation,		50		μΑ
		Flash memory					, r
		,			8.5		μA
			,				ľ
			. , ,		3.0		μA
							F •
			r i				
					0.8	3.0	μA
			'		3.0	0.0	m., ,
(Power supply current	the output pins are open and other pins	Power supply current (VCC = 3.0 to 5.5 V) In single-chip mode, the output pins are open and other pins are VSS. Flash memory program Flash memory erase Mask ROM Flash memory	Power supply current (VCC=3.0 to 5.5 V) In single-chip mode, the output pins are open and other pins are VSS. Mask ROM Flash memory (BCLK) = 24 MHz, PLL operation, No division Flash memory f(BCLK) = 24 MHz, PLL operation, No division On-chip oscillation, No division On-chip oscillation, No division Flash memory f(BCLK) = 10 MHz, program VCC = 5 V Flash memory f(BCLK) = 32 kHz, Low power dissipation mode, ROM (2) Flash memory f(BCLK) = 32 kHz, Low power dissipation mode, RAM (2) f(BCLK) = 32 kHz, Low power dissipation mode, RAM (2) f(BCLK) = 32 kHz, Low power dissipation mode, Flash memory (2) Mask ROM Flash memory (2) Mask ROM Flash memory (2) Mask ROM Flash memory Wait mode f(BCLK) = 32 kHz, Wait mode (3),	Power supply current (VCC = 3.0 to 5.5 V) In single-chip mode, the output pins are open and other pins are VSS. In single-chip mode, the output pins are open and other pins are VSS. In single-chip mode, the output pins are open and other pins are VSS. In single-chip mode, the output pins are open and other pins are VSS. In single-chip mode, the output pins are open and other pins are VSS. In single-chip mode, the output pins are open and other pins are VSS. In single-chip mode, Tell operation, No division Flash memory f(BCLK) = 24 MHz, PLL operation, No division On-chip oscillation, No division Flash memory f(BCLK) = 10 MHz, Program VCC = 5 V Mask ROM f(BCLK) = 32 kHz, Low power dissipation mode, ROM (2) Flash memory f(BCLK) = 32 kHz, Low power dissipation mode, RAM (2) In single-chip mode, Flash memory f(BCLK) = 32 kHz, Low power dissipation mode, RAM (2) In single-chip mode, Flash memory for-chip oscillation, Wait mode (3), Oscillation capacity High f(BCLK) = 32 kHz, Wait mode (3), Oscillation capacity Low Stop mode,	Parameter	Parameter Measuring Condition Min. Typ. Max.

- 1. Referenced to VCC = 3.0 to 5.5 V, VSS = 0 V at Topr = -40 to 85°C, f(BCLK) = 24 MHz unless otherwise specified.
- 2. This indicates the memory in which the program to be executed exists.
- 3. With one timer operated using fC32.

Switching Characteristics

VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 5.50 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting, external area access and multiplexed bus selection)

Symbol	Parameter	Measuring	Stand	dard	Unit
Syllibol		Condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time	Figure 5.12		25	ns
th(BCLK-AD)	Address output hold time (in relation to BCLK)		4		ns
th(RD-AD)	Address output hold time (in relation to RD)		(NOTE 1)		ns
th(WR-AD)	Address output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (in relation to BCLK)		4		ns
th(RD-CS)	Chip select output hold time (in relation to RD)		(NOTE 1)		ns
th(WR-CS)	Chip select output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (in relation to BCLK)		4		ns
t _{d(DB-WR)}	Data output delay time (in relation to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA output delay time			40	ns
td(BCLK-ALE)	ALE signal output delay time (in relation to BCLK)			15	ns
th(BCLK-ALE)	ALE signal output hold time (in relation to BCLK)		-4		ns
td(AD-ALE)	ALE signal output delay time (in relation to Address)		(NOTE 3)		ns
th(ALE-AD)	ALE signal output hold time (in relation to Address)		(NOTE 4)		ns
td(AD-RD)	RD signal output delay from the end of Address		0		ns
td(AD-WR)	WR signal output delay from the end of Address		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f(BCLK)}$$
 - 40 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 25 \text{ [ns]}$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 15 \text{ [ns]}$$




Figure 5.17 Timing Diagram (5)

Timing Requirements

VCC = 3.3 V

(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)

Table 5.52 External Clock Input (XIN Input)

Symbol	Parameter	Stan	Unit	
Symbol	Farameter	Min.	Max.	Offic
tc	External clock input cycle time 62.5			
t _{w(H)}	External clock input HIGH pulse width 25			
t _{w(L)}	External clock input LOW pulse width 25			
tr	External clock rise time 15		ns	
tf	External clock fall time 15			ns

Table 5.53 Memory Expansion Mode and Microprocessor Mode

Cumbal	Parameter		Standard	
Symbol	Parameter	Min.	Max.	Unit
tac1(RD-DB)	Data input access time (for setting with no wait)		(NOTE 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(NOTE 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplexed bus area)		(NOTE 3)	ns
tsu(DB-RD)	Data input setup time	50		ns
tsu(RDY-BCLK)	RDY input setup time	40		ns
tsu(HOLD-BCLK)	HOLD input setup time	50		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK-RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)				

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}}$$
 - 60 [ns]

2. Calculated according to the BCLK frequency as follows:

$$\frac{(\text{n}-0.5)\times 10^9}{\text{f(BCLK)}} - 60 \text{ [ns]} \qquad \text{n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f(BCLK)}$$
 - 60 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.




Figure 5.22 Timing Diagram (1)

REVISION HISTORY

M16C/6N Group (M16C/6N4) Data Sheet

Davi	Doto		Description
Rev.	Date	Page	Summary
2.40	Aug. 25, 2006	7, 8	Tables 1.3 and 1.4 List of Pin Names (1)(2) are added.
		9	Table 1.5 Pin Functions (1)
			• 3.0 to 5.5 V (Normal-ver.) is added to Description of Power supply input.
		22	Table 4.8 SFR Information (8)
			The value of After Reset in IDB0 register is revised.
			The value of After Reset in IDB1 register is revised.
		33	Table 5.3 Recommended Operating Conditions (2)
			Power supply ripple is deleted. (three items)
			Figure 5.1 Voltage Fluctuation Timing is deleted.
		34	Table 5.4 Electrical Characteristics (1): Hysteresis XIN is deleted.
		52 to 87	5.2 Electrical Characteristics (Normal-ver.) is added.