



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


## Applications of "[Embedded - Microcontrollers](#)"

### Details

|                            |                                                                                                                                                                                       |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                              |
| Core Processor             | M16C/60                                                                                                                                                                               |
| Core Size                  | 16-Bit                                                                                                                                                                                |
| Speed                      | 20MHz                                                                                                                                                                                 |
| Connectivity               | CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART                                                                                                                                      |
| Peripherals                | DMA, WDT                                                                                                                                                                              |
| Number of I/O              | 87                                                                                                                                                                                    |
| Program Memory Size        | 256KB (256K x 8)                                                                                                                                                                      |
| Program Memory Type        | Mask ROM                                                                                                                                                                              |
| EEPROM Size                | -                                                                                                                                                                                     |
| RAM Size                   | 10K x 8                                                                                                                                                                               |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V                                                                                                                                                                           |
| Data Converters            | A/D 26x10b; D/A 2x8b                                                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                                                              |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                                     |
| Mounting Type              | Surface Mount                                                                                                                                                                         |
| Package / Case             | 100-BQFP                                                                                                                                                                              |
| Supplier Device Package    | 100-QFP (14x20)                                                                                                                                                                       |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m306n4mgt-151fpusq">https://www.e-xfl.com/product-detail/renesas-electronics-america/m306n4mgt-151fpusq</a> |

### 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.



**Figure 1.1 Block Diagram**

Table 1.4 List of Pin Names (2)

| Pin No. |    | Control Pin | Port  | Interrupt Pin | Timer Pin | UART Pin | Analog Pin | CAN Module Pin | Bus Control Pin |
|---------|----|-------------|-------|---------------|-----------|----------|------------|----------------|-----------------|
| FP      | GP |             |       |               |           |          |            |                |                 |
| 51      | 49 |             | P4_3  |               |           |          |            |                | A19             |
| 52      | 50 |             | P4_2  |               |           |          |            |                | A18             |
| 53      | 51 |             | P4_1  |               |           |          |            |                | A17             |
| 54      | 52 |             | P4_0  |               |           |          |            |                | A16             |
| 55      | 53 |             | P3_7  |               |           |          |            |                | A15             |
| 56      | 54 |             | P3_6  |               |           |          |            |                | A14             |
| 57      | 55 |             | P3_5  |               |           |          |            |                | A13             |
| 58      | 56 |             | P3_4  |               |           |          |            |                | A12             |
| 59      | 57 |             | P3_3  |               |           |          |            |                | A11             |
| 60      | 58 |             | P3_2  |               |           |          |            |                | A10             |
| 61      | 59 |             | P3_1  |               |           |          |            |                | A9              |
| 62      | 60 | VCC2        |       |               |           |          |            |                |                 |
| 63      | 61 |             | P3_0  |               |           |          |            |                | A8(/-/D7)       |
| 64      | 62 | VSS         |       |               |           |          |            |                |                 |
| 65      | 63 |             | P2_7  |               |           |          | AN2_7      |                | A7(/D7/D6)      |
| 66      | 64 |             | P2_6  |               |           |          | AN2_6      |                | A6(/D6/D5)      |
| 67      | 65 |             | P2_5  |               |           |          | AN2_5      |                | A5(/D5/D4)      |
| 68      | 66 |             | P2_4  |               |           |          | AN2_4      |                | A4(/D4/D3)      |
| 69      | 67 |             | P2_3  |               |           |          | AN2_3      |                | A3(/D3/D2)      |
| 70      | 68 |             | P2_2  |               |           |          | AN2_2      |                | A2(/D2/D1)      |
| 71      | 69 |             | P2_1  |               |           |          | AN2_1      |                | A1(/D1/D0)      |
| 72      | 70 |             | P2_0  |               |           |          | AN2_0      |                | A0(/D0/-)       |
| 73      | 71 |             | P1_7  | INT5          |           |          |            |                | D15             |
| 74      | 72 |             | P1_6  | INT4          |           |          |            |                | D14             |
| 75      | 73 |             | P1_5  | INT3          |           |          |            |                | D13             |
| 76      | 74 |             | P1_4  |               |           |          |            |                | D12             |
| 77      | 75 |             | P1_3  |               |           |          |            |                | D11             |
| 78      | 76 |             | P1_2  |               |           |          |            |                | D10             |
| 79      | 77 |             | P1_1  |               |           |          |            |                | D9              |
| 80      | 78 |             | P1_0  |               |           |          |            |                | D8              |
| 81      | 79 |             | P0_7  |               |           |          | AN0_7      |                | D7              |
| 82      | 80 |             | P0_6  |               |           |          | AN0_6      |                | D6              |
| 83      | 81 |             | P0_5  |               |           |          | AN0_5      |                | D5              |
| 84      | 82 |             | P0_4  |               |           |          | AN0_4      |                | D4              |
| 85      | 83 |             | P0_3  |               |           |          | AN0_3      |                | D3              |
| 86      | 84 |             | P0_2  |               |           |          | AN0_2      |                | D2              |
| 87      | 85 |             | P0_1  |               |           |          | AN0_1      |                | D1              |
| 88      | 86 |             | P0_0  |               |           |          | AN0_0      |                | D0              |
| 89      | 87 |             | P10_7 | KI3           |           |          | AN7        |                |                 |
| 90      | 88 |             | P10_6 | KI2           |           |          | AN6        |                |                 |
| 91      | 89 |             | P10_5 | KI1           |           |          | AN5        |                |                 |
| 92      | 90 |             | P10_4 | KI0           |           |          | AN4        |                |                 |
| 93      | 91 |             | P10_3 |               |           |          | AN3        |                |                 |
| 94      | 92 |             | P10_2 |               |           |          | AN2        |                |                 |
| 95      | 93 |             | P10_1 |               |           |          | AN1        |                |                 |
| 96      | 94 | AVSS        |       |               |           |          |            |                |                 |
| 97      | 95 |             | P10_0 |               |           |          | AN0        |                |                 |
| 98      | 96 | VREF        |       |               |           |          |            |                |                 |
| 99      | 97 | AVCC        |       |               |           |          |            |                |                 |
| 100     | 98 |             | P9_7  |               |           |          | ADTRG      |                |                 |

FP: PRQP0100JB-A (100P6S-A), GP: PLQP0100KB-A (100P6Q-A)

### 2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

### 2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

### 2.6 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

### 2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

### 2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

#### 2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

#### 2.8.2 Debug Flag (D Flag)

This flag is used exclusively for debugging purpose. During normal use, set to 0.

#### 2.8.3 Zero Flag (Z Flag)

This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.

#### 2.8.4 Sign Flag (S Flag)

This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.

#### 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is 0; register bank 1 is selected when this flag is 1.

#### 2.8.6 Overflow Flag (O Flag)

This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.

#### 2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is set to 0 when the interrupt request is accepted.

#### 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0; USP is selected when the U flag is 1.

The U flag is set to 0 when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

#### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt request is enabled.

#### 2.8.10 Reserved Area

When write to this bit, write 0. When read, its content is undefined.

**Table 4.8 SFR Information (8) <sup>(1)</sup>**

| Address | Register                                            | Symbol | After Reset |
|---------|-----------------------------------------------------|--------|-------------|
| 01C0h   | Timer B3, B4, B5 Count Start Flag                   | TBSR   | 000XXXXXb   |
| 01C1h   | Timer A1-1 Register                                 | TA11   | XXh         |
| 01C2h   |                                                     |        | XXh         |
| 01C3h   |                                                     |        | XXh         |
| 01C4h   | Timer A2-1 Register                                 | TA21   | XXh         |
| 01C5h   |                                                     |        | XXh         |
| 01C6h   |                                                     |        | XXh         |
| 01C7h   | Timer A4-1 Register                                 | TA41   | XXh         |
| 01C8h   |                                                     |        | XXh         |
| 01C9h   |                                                     |        | XXh         |
| 01CAh   | Three-Phase PWM Control Register 0                  | INVC0  | 00h         |
| 01CBh   | Three-Phase PWM Control Register 1                  | INVC1  | 00h         |
| 01CAh   | Three-Phase Output Buffer Register 0                | IDB0   | 00111111b   |
| 01CBh   | Three-Phase Output Buffer Register 1                | IDB1   | 00111111b   |
| 01CCh   | Dead Time Timer                                     | DTT    | XXh         |
| 01CDh   | Timer B2 Interrupt Generation Frequency Set Counter | ICTB2  | XXh         |
| 01CEh   |                                                     |        |             |
| 01CFh   |                                                     |        |             |
| 01D0h   | Timer B3 Register                                   | TB3    | XXh         |
| 01D1h   |                                                     |        | XXh         |
| 01D2h   |                                                     |        | XXh         |
| 01D3h   | Timer B4 Register                                   | TB4    | XXh         |
| 01D4h   |                                                     |        | XXh         |
| 01D5h   |                                                     |        | XXh         |
| 01D6h   | Timer B5 Register                                   | TB5    | XXh         |
| 01D7h   |                                                     |        | XXh         |
| 01D8h   |                                                     |        | XXh         |
| 01D9h   |                                                     |        |             |
| 01DAh   |                                                     |        |             |
| 01DBh   | Timer B3 Mode Register                              | TB3MR  | 00XX0000b   |
| 01DCh   | Timer B4 Mode Register                              | TB4MR  | 00XX0000b   |
| 01DDh   | Timer B5 Mode Register                              | TB5MR  | 00XX0000b   |
| 01DEh   | Interrupt Source Select Register 0                  | IFSR0  | 00XX0000b   |
| 01DFh   | Interrupt Source Select Register 1                  | IFSR1  | 00h         |
| 01E0h   | SI/O3 Transmit/Receive Register                     | S3TRR  | XXh         |
| 01E1h   |                                                     |        |             |
| 01E2h   | SI/O3 Control Register                              | S3C    | 01000000b   |
| 01E3h   | SI/O3 Bit Rate Register                             | S3BRG  | XXh         |
| 01E4h   |                                                     |        |             |
| 01E5h   |                                                     |        |             |
| 01E6h   |                                                     |        |             |
| 01E7h   |                                                     |        |             |
| 01E8h   |                                                     |        |             |
| 01E9h   |                                                     |        |             |
| 01EAh   |                                                     |        |             |
| 01EBh   |                                                     |        |             |
| 01ECh   | UART0 Special Mode Register 4                       | U0SMR4 | 00h         |
| 01EDh   | UART0 Special Mode Register 3                       | U0SMR3 | 000X0X0Xb   |
| 01EEh   | UART0 Special Mode Register 2                       | U0SMR2 | X0000000b   |
| 01EFh   | UART0 Special Mode Register 1                       | U0SMR1 | X0000000b   |
| 01F0h   | UART1 Special Mode Register 4                       | U1SMR4 | 00h         |
| 01F1h   | UART1 Special Mode Register 3                       | U1SMR3 | 000X0X0Xb   |
| 01F2h   | UART1 Special Mode Register 2                       | U1SMR2 | X0000000b   |
| 01F3h   | UART1 Special Mode Register 1                       | U1SMR1 | X0000000b   |
| 01F4h   | UART2 Special Mode Register 4                       | U2SMR4 | 00h         |
| 01F5h   | UART2 Special Mode Register 3                       | U2SMR3 | 000X0X0Xb   |
| 01F6h   | UART2 Special Mode Register 2                       | U2SMR2 | X0000000b   |
| 01F7h   | UART2 Special Mode Register 1                       | U2SMR1 | X0000000b   |
| 01F8h   | UART2 Transmit/Receive Mode Register                | U2MR   | 00h         |
| 01F9h   | UART2 Bit Rate Register                             | U2BRG  | XXh         |
| 01FAh   | UART2 Transmit Buffer Register                      | U2TB   | XXh         |
| 01FBh   |                                                     |        | XXh         |
| 01FCh   | UART2 Transmit/Receive Control Register 0           | U2C0   | 00001000b   |
| 01FDh   | UART2 Transmit/Receive Control Register 1           | U2C1   | 00000010b   |
| 01FEh   | UART2 Receive Buffer Register                       | U2RB   | XXh         |
| 01FFh   |                                                     |        | XXh         |

X: Undefined

## NOTE:

1. Blank spaces are reserved. No access is allowed.

**Timing Requirements****VCC = 5 V****(Referenced to VCC = 5 V, VSS = 0 V, at Topr = –40 to 85°C unless otherwise specified)****Table 5.9 External Clock Input (XIN Input)**

| Symbol            | Parameter                             | Standard |      | Unit |
|-------------------|---------------------------------------|----------|------|------|
|                   |                                       | Min.     | Max. |      |
| t <sub>c</sub>    | External clock input cycle time       | 62.5     |      | ns   |
| t <sub>w(H)</sub> | External clock input HIGH pulse width | 25       |      | ns   |
| t <sub>w(L)</sub> | External clock input LOW pulse width  | 25       |      | ns   |
| t <sub>r</sub>    | External clock rise time              |          | 15   | ns   |
| t <sub>f</sub>    | External clock fall time              |          | 15   | ns   |

**Table 5.10 Memory Expansion Mode and Microprocessor Mode**

| Symbol                      | Parameter                                                    | Standard |          | Unit |
|-----------------------------|--------------------------------------------------------------|----------|----------|------|
|                             |                                                              | Min.     | Max.     |      |
| t <sub>ac1</sub> (RD-DB)    | Data input access time (for setting with no wait)            |          | (NOTE 1) | ns   |
| t <sub>ac2</sub> (RD-DB)    | Data input access time (for setting with wait)               |          | (NOTE 2) | ns   |
| t <sub>ac3</sub> (RD-DB)    | Data input access time (when accessing multiplexed bus area) |          | (NOTE 3) | ns   |
| t <sub>su</sub> (DB-RD)     | Data input setup time                                        | 40       |          | ns   |
| t <sub>su</sub> (RDY-BCLK)  | RDY input setup time                                         | 30       |          | ns   |
| t <sub>su</sub> (HOLD-BCLK) | HOLD input setup time                                        | 40       |          | ns   |
| t <sub>h</sub> (RD-DB)      | Data input hold time                                         | 0        |          | ns   |
| t <sub>h</sub> (BCLK-RDY)   | RDY input hold time                                          | 0        |          | ns   |
| t <sub>h</sub> (BCLK-HOLD)  | HOLD input hold time                                         | 0        |          | ns   |

**NOTES:**

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 45 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(\text{BCLK})} - 45 \text{ [ns]} \quad n \text{ is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(\text{BCLK})} - 45 \text{ [ns]} \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

**Switching Characteristics****VCC = 5 V****(Referenced to VCC = 5 V, VSS = 0 V, at Topr = –40 to 85 °C unless otherwise specified)****Table 5.24 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting and external area access)**

| Symbol                     | Parameter                                                  | Measuring Condition | Standard |      | Unit |
|----------------------------|------------------------------------------------------------|---------------------|----------|------|------|
|                            |                                                            |                     | Min.     | Max. |      |
| t <sub>d</sub> (BCLK-AD)   | Address output delay time                                  | Figure 5.2          |          | 25   | ns   |
| t <sub>h</sub> (BCLK-AD)   | Address output hold time (in relation to BCLK)             |                     | 4        |      | ns   |
| t <sub>h</sub> (RD-AD)     | Address output hold time (in relation to RD)               |                     | 0        |      | ns   |
| t <sub>h</sub> (WR-AD)     | Address output hold time (in relation to WR)               |                     | (NOTE 1) |      | ns   |
| t <sub>d</sub> (BCLK-CS)   | Chip select output delay time                              |                     |          | 25   | ns   |
| t <sub>h</sub> (BCLK-CS)   | Chip select output hold time (in relation to BCLK)         |                     | 4        |      | ns   |
| t <sub>d</sub> (BCLK-ALE)  | ALE signal output delay time                               |                     |          | 15   | ns   |
| t <sub>h</sub> (BCLK-ALE)  | ALE signal output hold time                                |                     | –4       |      | ns   |
| t <sub>d</sub> (BCLK-RD)   | RD signal output delay time                                |                     |          | 25   | ns   |
| t <sub>h</sub> (BCLK-RD)   | RD signal output hold time                                 |                     | 0        |      | ns   |
| t <sub>d</sub> (BCLK-WR)   | WR signal output delay time                                |                     |          | 25   | ns   |
| t <sub>h</sub> (BCLK-WR)   | WR signal output hold time                                 |                     | 0        |      | ns   |
| t <sub>d</sub> (BCLK-DB)   | Data output delay time (in relation to BCLK)               |                     |          | 40   | ns   |
| t <sub>h</sub> (BCLK-DB)   | Data output hold time (in relation to BCLK) <sup>(3)</sup> |                     | 4        |      | ns   |
| t <sub>d</sub> (DB-WR)     | Data output delay time (in relation to WR)                 |                     | (NOTE 2) |      | ns   |
| t <sub>h</sub> (WR-DB)     | Data output hold time (in relation to WR) <sup>(3)</sup>   |                     | (NOTE 1) |      | ns   |
| t <sub>d</sub> (BCLK-HLDA) | HLDA output delay time                                     |                     |          | 40   | ns   |

**NOTES:**

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 40 \text{ [ns]}$$

n is “1” for 1-wait setting, “2” for 2-wait setting and “3” for 3-wait setting.  
When n = 1, f(BCLK) is 12.5 MHz or less.

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times \ln(1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2 V_{CC}$ ,  $C = 30 \text{ pF}$ ,

$R = 1 \text{ k}\Omega$ , hold time of output “L” level is


$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2 V_{CC} / V_{CC}) = 6.7 \text{ ns.}$$




## Memory Expansion Mode and Microprocessor Mode (For setting with no wait)

VCC = 5 V

### Read timing



### Write timing



$$t_{\text{cyc}} = \frac{1}{f(\text{BCLK})}$$

Measuring conditions :

- VCC = 5 V
- Input timing voltage :  $V_{\text{IL}} = 0.8 \text{ V}$ ,  $V_{\text{IH}} = 2.0 \text{ V}$
- Output timing voltage :  $V_{\text{OL}} = 0.4 \text{ V}$ ,  $V_{\text{OH}} = 2.4 \text{ V}$


Figure 5.5 Timing Diagram (3)




## Memory Expansion Mode and Microprocessor Mode (For 2-wait setting and external area access)

VCC = 5 V

### Read timing



### Write timing



$$t_{cyc} = \frac{1}{f(BCLK)}$$



Measuring conditions :

- VCC = 5 V
- Input timing voltage :  $V_{IL} = 0.8$  V,  $V_{IH} = 2.0$  V
- Output timing voltage :  $V_{OL} = 0.4$  V,  $V_{OH} = 2.4$  V

Figure 5.7 Timing Diagram (5)

**Memory Expansion Mode and Microprocessor Mode****VCC = 5 V**

(For 1- or 2-wait setting, external area access and multiplexed bus selection)

**Read timing****Write timing**

$$t_{\text{cyc}} = \frac{1}{f(\text{BCLK})}$$

Measuring conditions :

- VCC = 5 V
- Input timing voltage :  $V_{\text{IL}} = 0.8 \text{ V}$ ,  $V_{\text{IH}} = 2.0 \text{ V}$
- Output timing voltage :  $V_{\text{OL}} = 0.4 \text{ V}$ ,  $V_{\text{OH}} = 2.4 \text{ V}$

**Figure 5.9 Timing Diagram (7)**

## 5.2 Electrical Characteristics (Normal-ver.)

**Table 5.26 Absolute Maximum Ratings**

| Symbol           | Parameter                     |                                                                                                                                                                                                       | Condition               | Rated Value     | Unit |
|------------------|-------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------|-----------------|------|
| V <sub>CC</sub>  | Supply voltage (VCC1 = VCC2)  |                                                                                                                                                                                                       | VCC = AVCC              | −0.3 to 6.5     | V    |
| AV <sub>CC</sub> | Analog supply voltage         |                                                                                                                                                                                                       | VCC = AVCC              | −0.3 to 6.5     | V    |
| V <sub>I</sub>   | Input voltage                 | RESET, CNVSS, BYTE, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, VREF, XIN |                         | −0.3 to VCC+0.3 | V    |
|                  |                               | P7_1, P9_1                                                                                                                                                                                            |                         | −0.3 to 6.5     | V    |
| V <sub>O</sub>   | Output voltage                | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, XOUT              |                         | −0.3 to VCC+0.3 | V    |
|                  |                               | P7_1, P9_1                                                                                                                                                                                            |                         | −0.3 to 6.5     | V    |
| P <sub>d</sub>   | Power dissipation             |                                                                                                                                                                                                       | T <sub>opr</sub> = 25°C | 700             | mW   |
| T <sub>opr</sub> | Operating ambient temperature | During MCU operation                                                                                                                                                                                  |                         | −40 to 85       | °C   |
|                  |                               | During flash memory program and erase operation                                                                                                                                                       |                         | 0 to 60         |      |
| T <sub>stg</sub> | Storage temperature           |                                                                                                                                                                                                       |                         | −65 to 150      | °C   |

**Timing Requirements****VCC = 5 V****(Referenced to VCC = 5 V, VSS = 0 V, at Topr = –40 to 85°C unless otherwise specified)****Table 5.36 Timer A Input (Counter Input in Event Counter Mode)**

| Symbol              | Parameter                    | Standard |      | Unit |
|---------------------|------------------------------|----------|------|------|
|                     |                              | Min.     | Max. |      |
| t <sub>c(TA)</sub>  | TAiIN input cycle time       | 100      |      | ns   |
| t <sub>w(TAH)</sub> | TAiIN input HIGH pulse width | 40       |      | ns   |
| t <sub>w(TAL)</sub> | TAiIN input LOW pulse width  | 40       |      | ns   |

**Table 5.37 Timer A Input (Gating Input in Timer Mode)**

| Symbol              | Parameter                    | Standard |      | Unit |
|---------------------|------------------------------|----------|------|------|
|                     |                              | Min.     | Max. |      |
| t <sub>c(TA)</sub>  | TAiIN input cycle time       | 400      |      | ns   |
| t <sub>w(TAH)</sub> | TAiIN input HIGH pulse width | 200      |      | ns   |
| t <sub>w(TAL)</sub> | TAiIN input LOW pulse width  | 200      |      | ns   |

**Table 5.38 Timer A Input (External Trigger Input in One-shot Timer Mode)**

| Symbol              | Parameter                    | Standard |      | Unit |
|---------------------|------------------------------|----------|------|------|
|                     |                              | Min.     | Max. |      |
| t <sub>c(TA)</sub>  | TAiIN input cycle time       | 200      |      | ns   |
| t <sub>w(TAH)</sub> | TAiIN input HIGH pulse width | 100      |      | ns   |
| t <sub>w(TAL)</sub> | TAiIN input LOW pulse width  | 100      |      | ns   |

**Table 5.39 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

| Symbol              | Parameter                    | Standard |      | Unit |
|---------------------|------------------------------|----------|------|------|
|                     |                              | Min.     | Max. |      |
| t <sub>w(TAH)</sub> | TAiIN input HIGH pulse width | 100      |      | ns   |
| t <sub>w(TAL)</sub> | TAiIN input LOW pulse width  | 100      |      | ns   |

**Table 5.40 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

| Symbol                  | Parameter                     | Standard |      | Unit |
|-------------------------|-------------------------------|----------|------|------|
|                         |                               | Min.     | Max. |      |
| t <sub>c(UP)</sub>      | TAiOUT input cycle time       | 2000     |      | ns   |
| t <sub>w(UPH)</sub>     | TAiOUT input HIGH pulse width | 1000     |      | ns   |
| t <sub>w(UPL)</sub>     | TAiOUT input LOW pulse width  | 1000     |      | ns   |
| t <sub>su(UP-TIN)</sub> | TAiOUT input setup time       | 400      |      | ns   |
| t <sub>h(TIN-UP)</sub>  | TAiOUT input hold time        | 400      |      | ns   |

**Table 5.41 Timer A Input (Two-phase Pulse Input in Event Counter Mode)**

| Symbol                      | Parameter               | Standard |      | Unit |
|-----------------------------|-------------------------|----------|------|------|
|                             |                         | Min.     | Max. |      |
| t <sub>c(TA)</sub>          | TAiIN input cycle time  | 800      |      | ns   |
| t <sub>su(TAIN-TAOUT)</sub> | TAiOUT input setup time | 200      |      | ns   |
| t <sub>su(TAOUT-TAIN)</sub> | TAiIN input setup time  | 200      |      | ns   |

**Switching Characteristics****VCC = 5 V****(Referenced to VCC = 5 V, VSS = 0 V, at Topr = –40 to 85 °C unless otherwise specified)****Table 5.49 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting and external area access)**

| Symbol                     | Parameter                                                  | Measuring Condition | Standard |      | Unit |
|----------------------------|------------------------------------------------------------|---------------------|----------|------|------|
|                            |                                                            |                     | Min.     | Max. |      |
| t <sub>d</sub> (BCLK-AD)   | Address output delay time                                  | Figure 5.12         |          | 25   | ns   |
| t <sub>h</sub> (BCLK-AD)   | Address output hold time (in relation to BCLK)             |                     | 4        |      | ns   |
| t <sub>h</sub> (RD-AD)     | Address output hold time (in relation to RD)               |                     | 0        |      | ns   |
| t <sub>h</sub> (WR-AD)     | Address output hold time (in relation to WR)               |                     | (NOTE 1) |      | ns   |
| t <sub>d</sub> (BCLK-CS)   | Chip select output delay time                              |                     |          | 25   | ns   |
| t <sub>h</sub> (BCLK-CS)   | Chip select output hold time (in relation to BCLK)         |                     | 4        |      | ns   |
| t <sub>d</sub> (BCLK-ALE)  | ALE signal output delay time                               |                     |          | 15   | ns   |
| t <sub>h</sub> (BCLK-ALE)  | ALE signal output hold time                                |                     | –4       |      | ns   |
| t <sub>d</sub> (BCLK-RD)   | RD signal output delay time                                |                     |          | 25   | ns   |
| t <sub>h</sub> (BCLK-RD)   | RD signal output hold time                                 |                     | 0        |      | ns   |
| t <sub>d</sub> (BCLK-WR)   | WR signal output delay time                                |                     |          | 25   | ns   |
| t <sub>h</sub> (BCLK-WR)   | WR signal output hold time                                 |                     | 0        |      | ns   |
| t <sub>d</sub> (BCLK-DB)   | Data output delay time (in relation to BCLK)               |                     |          | 40   | ns   |
| t <sub>h</sub> (BCLK-DB)   | Data output hold time (in relation to BCLK) <sup>(3)</sup> |                     | 4        |      | ns   |
| t <sub>d</sub> (DB-WR)     | Data output delay time (in relation to WR)                 |                     | (NOTE 2) |      | ns   |
| t <sub>h</sub> (WR-DB)     | Data output hold time (in relation to WR) <sup>(3)</sup>   |                     | (NOTE 1) |      | ns   |
| t <sub>d</sub> (BCLK-HLDA) | HLDA output delay time                                     |                     |          | 40   | ns   |

**NOTES:**

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 40 \text{ [ns]}$$

n is “1” for 1-wait setting, “2” for 2-wait setting and “3” for 3-wait setting.  
When n = 1, f(BCLK) is 12.5 MHz or less.

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times \ln(1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2 V_{CC}$ ,  $C = 30 \text{ pF}$ ,

$R = 1 \text{ k}\Omega$ , hold time of output “L” level is


$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2 V_{CC} / V_{CC}) = 6.7 \text{ ns.}$$




## Memory Expansion Mode and Microprocessor Mode (For 2-wait setting and external area access)

VCC = 5 V

### Read timing



### Write timing



$$t_{cyc} = \frac{1}{f(BCLK)}$$

Measuring conditions :

- VCC = 5 V
- Input timing voltage :  $V_{IL} = 0.8$  V,  $V_{IH} = 2.0$  V
- Output timing voltage :  $V_{OL} = 0.4$  V,  $V_{OH} = 2.4$  V

Figure 5.17 Timing Diagram (5)

**Timing Requirements****VCC = 3.3 V****(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = –40 to 85°C unless otherwise specified)****Table 5.54 Timer A Input (Counter Input in Event Counter Mode)**

| Symbol              | Parameter                    | Standard |      | Unit |
|---------------------|------------------------------|----------|------|------|
|                     |                              | Min.     | Max. |      |
| t <sub>c(TA)</sub>  | TAiIN input cycle time       | 150      |      | ns   |
| t <sub>w(TAH)</sub> | TAiIN input HIGH pulse width | 60       |      | ns   |
| t <sub>w(TAL)</sub> | TAiIN input LOW pulse width  | 60       |      | ns   |

**Table 5.55 Timer A Input (Gating Input in Timer Mode)**

| Symbol              | Parameter                    | Standard |      | Unit |
|---------------------|------------------------------|----------|------|------|
|                     |                              | Min.     | Max. |      |
| t <sub>c(TA)</sub>  | TAiIN input cycle time       | 600      |      | ns   |
| t <sub>w(TAH)</sub> | TAiIN input HIGH pulse width | 300      |      | ns   |
| t <sub>w(TAL)</sub> | TAiIN input LOW pulse width  | 300      |      | ns   |

**Table 5.56 Timer A Input (External Trigger Input in One-shot Timer Mode)**

| Symbol              | Parameter                    | Standard |      | Unit |
|---------------------|------------------------------|----------|------|------|
|                     |                              | Min.     | Max. |      |
| t <sub>c(TA)</sub>  | TAiIN input cycle time       | 300      |      | ns   |
| t <sub>w(TAH)</sub> | TAiIN input HIGH pulse width | 150      |      | ns   |
| t <sub>w(TAL)</sub> | TAiIN input LOW pulse width  | 150      |      | ns   |

**Table 5.57 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

| Symbol              | Parameter                    | Standard |      | Unit |
|---------------------|------------------------------|----------|------|------|
|                     |                              | Min.     | Max. |      |
| t <sub>w(TAH)</sub> | TAiIN input HIGH pulse width | 150      |      | ns   |
| t <sub>w(TAL)</sub> | TAiIN input LOW pulse width  | 150      |      | ns   |

**Table 5.58 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

| Symbol                  | Parameter                     | Standard |      | Unit |
|-------------------------|-------------------------------|----------|------|------|
|                         |                               | Min.     | Max. |      |
| t <sub>c(UP)</sub>      | TAiOUT input cycle time       | 3000     |      | ns   |
| t <sub>w(UPH)</sub>     | TAiOUT input HIGH pulse width | 1500     |      | ns   |
| t <sub>w(UPL)</sub>     | TAiOUT input LOW pulse width  | 1500     |      | ns   |
| t <sub>su(UP-TIN)</sub> | TAiOUT input setup time       | 600      |      | ns   |
| t <sub>h(TIN-UP)</sub>  | TAiOUT input hold time        | 600      |      | ns   |

**Table 5.59 Timer A Input (Two-phase Pulse Input in Event Counter Mode)**

| Symbol                      | Parameter               | Standard |      | Unit |
|-----------------------------|-------------------------|----------|------|------|
|                             |                         | Min.     | Max. |      |
| t <sub>c(TA)</sub>          | TAiIN input cycle time  | 2        |      | μs   |
| t <sub>su(TAIN-TAOUT)</sub> | TAiOUT input setup time | 500      |      | ns   |
| t <sub>su(TAOUT-TAIN)</sub> | TAiIN input setup time  | 500      |      | ns   |

**Switching Characteristics****VCC = 3.3 V****(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = –40 to 85 °C unless otherwise specified)****Table 5.66 Memory Expansion Mode and Microprocessor Mode (for setting with no wait)**

| Symbol                  | Parameter                                                  | Measuring Condition | Standard |      | Unit |
|-------------------------|------------------------------------------------------------|---------------------|----------|------|------|
|                         |                                                            |                     | Min.     | Max. |      |
| $t_d(\text{BCLK-AD})$   | Address output delay time                                  | Figure 5.21         |          | 30   | ns   |
| $t_h(\text{BCLK-AD})$   | Address output hold time (in relation to BCLK)             |                     | 4        |      | ns   |
| $t_h(\text{RD-AD})$     | Address output hold time (in relation to RD)               |                     | 0        |      | ns   |
| $t_h(\text{WR-AD})$     | Address output hold time (in relation to WR)               |                     | (NOTE 1) |      | ns   |
| $t_d(\text{BCLK-CS})$   | Chip select output delay time                              |                     |          | 30   | ns   |
| $t_h(\text{BCLK-CS})$   | Chip select output hold time (in relation to BCLK)         |                     | 4        |      | ns   |
| $t_d(\text{BCLK-ALE})$  | ALE signal output delay time                               |                     |          | 25   | ns   |
| $t_h(\text{BCLK-ALE})$  | ALE signal output hold time                                |                     | –4       |      | ns   |
| $t_d(\text{BCLK-RD})$   | RD signal output delay time                                |                     |          | 30   | ns   |
| $t_h(\text{BCLK-RD})$   | RD signal output hold time                                 |                     | 0        |      | ns   |
| $t_d(\text{BCLK-WR})$   | WR signal output delay time                                |                     |          | 30   | ns   |
| $t_h(\text{BCLK-WR})$   | WR signal output hold time                                 |                     | 0        |      | ns   |
| $t_d(\text{BCLK-DB})$   | Data output delay time (in relation to BCLK)               |                     |          | 40   | ns   |
| $t_h(\text{BCLK-DB})$   | Data output hold time (in relation to BCLK) <sup>(3)</sup> |                     | 4        |      | ns   |
| $t_d(\text{DB-WR})$     | Data output delay time (in relation to WR)                 |                     | (NOTE 2) |      | ns   |
| $t_h(\text{WR-DB})$     | Data output hold time (in relation to WR) <sup>(3)</sup>   |                     | (NOTE 1) |      | ns   |
| $t_d(\text{BCLK-HLDA})$ | HLDA output delay time                                     |                     |          | 40   | ns   |

**NOTES:**

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 40 \text{ [ns]} \quad f(\text{BCLK}) \text{ is 12.5 MHz or less.}$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in



$$t = -CR \times \ln(1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2 V_{CC}$ ,  $C = 30 \text{ pF}$ ,

$R = 1 \text{ k}\Omega$ , hold time of output “L” level is

$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2 V_{CC} / V_{CC}) = 6.7 \text{ ns.}$$

**Figure 5.21 Port P0 to P10 Measurement Circuit**



**Switching Characteristics****VCC = 3.3 V****(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = –40 to 85 °C unless otherwise specified)****Table 5.67 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting and external area access)**

| Symbol                     | Parameter                                                  | Measuring Condition | Standard |      | Unit |
|----------------------------|------------------------------------------------------------|---------------------|----------|------|------|
|                            |                                                            |                     | Min.     | Max. |      |
| t <sub>d</sub> (BCLK-AD)   | Address output delay time                                  | Figure 5.21         |          | 30   | ns   |
| t <sub>h</sub> (BCLK-AD)   | Address output hold time (in relation to BCLK)             |                     | 4        |      | ns   |
| t <sub>h</sub> (RD-AD)     | Address output hold time (in relation to RD)               |                     | 0        |      | ns   |
| t <sub>h</sub> (WR-AD)     | Address output hold time (in relation to WR)               |                     | (NOTE 1) |      | ns   |
| t <sub>d</sub> (BCLK-CS)   | Chip select output delay time                              |                     |          | 30   | ns   |
| t <sub>h</sub> (BCLK-CS)   | Chip select output hold time (in relation to BCLK)         |                     | 4        |      | ns   |
| t <sub>d</sub> (BCLK-ALE)  | ALE signal output delay time                               |                     |          | 25   | ns   |
| t <sub>h</sub> (BCLK-ALE)  | ALE signal output hold time                                |                     | –4       |      | ns   |
| t <sub>d</sub> (BCLK-RD)   | RD signal output delay time                                |                     |          | 30   | ns   |
| t <sub>h</sub> (BCLK-RD)   | RD signal output hold time                                 |                     | 0        |      | ns   |
| t <sub>d</sub> (BCLK-WR)   | WR signal output delay time                                |                     |          | 30   | ns   |
| t <sub>h</sub> (BCLK-WR)   | WR signal output hold time                                 |                     | 0        |      | ns   |
| t <sub>d</sub> (BCLK-DB)   | Data output delay time (in relation to BCLK)               |                     |          | 40   | ns   |
| t <sub>h</sub> (BCLK-DB)   | Data output hold time (in relation to BCLK) <sup>(3)</sup> |                     | 4        |      | ns   |
| t <sub>d</sub> (DB-WR)     | Data output delay time (in relation to WR)                 |                     | (NOTE 2) |      | ns   |
| t <sub>h</sub> (WR-DB)     | Data output hold time (in relation to WR) <sup>(3)</sup>   |                     | (NOTE 1) |      | ns   |
| t <sub>d</sub> (BCLK-HLDA) | HLDA output delay time                                     |                     |          | 40   | ns   |

**NOTES:**

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 40 \text{ [ns]}$$

n is “1” for 1-wait setting, “2” for 2-wait setting and “3” for 3-wait setting.  
When n = 1, f(BCLK) is 12.5 MHz or less.

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times \ln(1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2 V_{CC}$ ,  $C = 30 \text{ pF}$ ,


$R = 1 \text{ k}\Omega$ , hold time of output “L” level is

$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2 V_{CC} / V_{CC}) = 6.7 \text{ ns.}$$




**Memory Expansion Mode and Microprocessor Mode****VCC = 3.3 V**

(Effective for setting with wait)



(Common to setting with wait and setting without wait)

**NOTE:**

1. The above pins are set to high-impedance regardless of the input level of the BYTE pin, the PM06 bit in the PM0 register, and the PM11 bit in the PM1 register.

**Measuring conditions :**


- VCC = 3.3 V
- Input timing voltage : Determined with  $V_{IL} = 0.6 \text{ V}$ ,  $V_{IH} = 2.7 \text{ V}$
- Output timing voltage: Determined with  $V_{OL} = 1.65 \text{ V}$ ,  $V_{OH} = 1.65 \text{ V}$

**Figure 5.23 Timing Diagram (2)**


## Memory Expansion Mode and Microprocessor Mode (For 3-wait setting and external area access)

VCC = 3.3 V

### Read timing



### Write timing



$$t_{cyc} = \frac{1}{f(BCLK)}$$

Measuring conditions :

- VCC = 3.3 V
- Input timing voltage :  $V_{IL} = 0.6 V$ ,  $V_{IH} = 2.7 V$
- Output timing voltage :  $V_{OL} = 1.65 V$ ,  $V_{OH} = 1.65 V$


Figure 5.27 Timing Diagram (6)

## Memory Expansion Mode and Microprocessor Mode


(For 3-wait setting, external area access and multiplexed bus selection)

VCC = 3.3 V

### Read timing



### Write timing



$$t_{cyc} = \frac{1}{f(BCLK)}$$

Measuring conditions :

- VCC = 3.3 V
- Input timing voltage :  $V_{IL} = 0.6$  V,  $V_{IH} = 2.7$  V
- Output timing voltage :  $V_{OL} = 1.65$  V,  $V_{OH} = 1.65$  V

Figure 5.29 Timing Diagram (8)

## Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

#### **Renesas Technology America, Inc.**

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

#### **Renesas Technology Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

#### **Renesas Technology (Shanghai) Co., Ltd.**

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

#### **Renesas Technology Hong Kong Ltd.**

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

#### **Renesas Technology Taiwan Co., Ltd.**

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

#### **Renesas Technology Singapore Pte. Ltd.**

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

#### **Renesas Technology Korea Co., Ltd.**

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

#### **Renesas Technology Malaysia Sdn. Bhd**

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510