

Welcome to <u>E-XFL.COM</u>

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, WDT
Number of I/O	87
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m306n4mgt-165fpufq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

M16C/6N Group (M16C/6N4) Renesas MCU

1. Overview

The M16C/6N Group (M16C/6N4) of MCUs are built using the high-performance silicon gate CMOS process using the M16C/60 Series CPU core and are packaged in 100-pin plastic molded QFP and LQFP. These MCUs operate using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Being equipped with two CAN (Controller Area Network) modules in the M16C/6N Group (M16C/6N4), the MCU is suited to drive automotive and industrial control systems. The CAN modules comply with the 2.0B specification. In addition, this MCU contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/ logic operations.

1.1 Applications

- Automotive, industrial control systems and other automobile, other (T/V-ver. product)
- Car audio and industrial control systems, other (Normal-ver. product)

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.



1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram



1.5 Pin Assignments

Figures 1.3 and 1.4 show the Pin Assignment (Top View). Tables 1.3 and 1.4 list the List of Pin Names.




Figure 1.3 Pin Assignments (Top View) (1)



Signal Name	Pin Name	I/O Type	
Main clock	XIN	I	I/O pins for the main clock oscillation circuit. Connect a ceramic
input			resonator or crystal oscillator between XIN and XOUT $^{(1)}$.
Main clock	XOUT	0	To use the external clock, input the clock from XIN and leave
output			XOUT open.
Sub clock	XCIN	I	I/O pins for a sub clock oscillation circuit. Connect a crystal
input			oscillator between XCIN and XCOUT ⁽¹⁾ .
Sub clock	XCOUT	0	To use the external clock, input the clock from XCIN and leave
output			XCOUT open.
BCLK output	BCLK	0	Outputs the BCLK signal.
Clock output	CLKOUT	0	The clock of the same cycle as fC, f8, or f32 is output.
INT interrupt input		I	Input pins for the INT interrupt.
NMI interrupt input	NMI	I	Input pin for the NMI interrupt.
Key input	KI0 to KI3	I	Input pins for the key input interrupt.
interrupt input			
Timer A	TA0OUT to TA4OUT	I/O	These are timer A0 to timer A4 I/O pins.
	TA0IN to TA4IN	I	These are timer A0 to timer A4 input pins.
	ZP	I	Input pin for the Z-phase.
Timer B	TB0IN to TB5IN	I	These are timer B0 to timer B5 input pins.
Three-phase motor control output	$U, \overline{U}, V, \overline{V}, W, \overline{W}$	0	These are Three-phase motor control output pins.
Serial interface	CTS0 to CTS2	I	These are transmit control input pins.
	RTS0 to RTS2	0	These are receive control output pins.
	CLK0 to CLK3	I/O	These are transfer clock I/O pins.
	RXD0 to RXD2	l	These are serial data input pins.
	SIN3	I	These are serial data input pins.
	TXD0 to TXD2	0	These are serial data output pins.
	SOUT3	0	These are serial data output pins.
	CLKS1	0	This is output pin for transfer clock output from multiple pins function.
I ² C mode	SDA0 to SDA2	I/O	These are serial data I/O pins.
	SCL0 to SCL2	I/O	These are transfer clock I/O pins. (however, SCL2 for the
			N-channel open drain output.)
Reference	VREF		Applies the reference voltage for the A/D converter and D/A
voltage input		-	converter.
A/D converter	AN0 to AN7	1	Analog input pins for the A/D converter.
	AN0_0 to AN0_7		· · · · · · · · · · · · · · · · · · ·
	AN2_0 to AN2_7		
	ADTRG	1	This is an A/D trigger input pin.
	ANEX0	I/O	This is the extended analog input pin for the A/D converter,
			and is the output in external op-amp connection mode.
	ANEX1		This is the extended analog input pin for the A/D converter.
D/A converter	DA0, DA1	0	These are the output pins for the D/A converter.
CAN module	CRX0, CRX1	I	These are the input pins for the CAN module.
	CTX0, CTX1	0	These are the output pins for the CAN module.

I: Input O: Output I/O: Input/Output

NOTE:

1. Ask the oscillator maker the oscillation characteristic.



Table 4.3 SFR Information (3)

Address	Register	Symbol	After Reset
0080h	n ogiotoi	- Cymbol	XXh
0080h			XXh
0082h			XXh
0083h	CAN0 Message Box 2: Identifier / DLC		XXh
0083h			XXh
0085h		1 1	XXh
0086h		1	XXh
0087h			XXh
0088h			XXh
0089h	CANO Massage Roy 2. Data Field	1 1	XXh
008Ah	CAN0 Message Box 2: Data Field		XXh
008Bh			XXh
008Ch		1 İ	XXh
008Dh		اا	XXh
008Eh	CAN0 Message Box 2: Time Stamp		XXh
008Fh		<u> </u>	XXh
0090h		l	XXh
0091h		1 I	XXh
0092h	CAN0 Message Box 3: Identifier / DLC	1 İ	XXh
0093h		1 I	XXh
0094h			XXh
0095h		↓ I	XXh
0096h			XXh
0097h			XXh XXh
0098h			XXn XXh
0099h 009Ah	CAN0 Message Box 3: Data Field		XXn XXh
009Ah 009Bh			XXn XXh
009Bh 009Ch			XXII XXh
009Ch			XXh
009Dh		1 1	XXh
009Eh	CAN0 Message Box 3: Time Stamp		XXh
00A0h			XXh
00A1h			XXh
00A2h	CAND Massage Box 4: Identifier / DLC		XXh
00A3h	CAN0 Message Box 4: Identifier / DLC		XXh
00A4h		1 1	XXh
00A5h		<u> </u>	XXh
00A6h		1 I	XXh
00A7h			XXh
00A8h			XXh
00A9h	CAN0 Message Box 4: Data Field		XXh
00AAh	-		XXh
00ABh			XXh
00ACh			XXh XXh
00ADh 00AEh		<u> </u>	XXh XXh
00AEh 00AFh	CAN0 Message Box 4: Time Stamp	1 I	XXn XXh
00AFn 00B0h		<u>+</u> ───┤	XXn XXh
00B0h			XXh
00B1h 00B2h			XXII XXh
00B2n	CAN0 Message Box 5: Identifier / DLC	1 I	XXh
00B3h		1 I	XXh
00B5h			XXh
00B6h		1 1	XXh
00B7h			XXh
00B8h			XXh
00B9h	CANO Mossage Pox 5: Data Field	1 1	XXh
00BAh	CAN0 Message Box 5: Data Field	I I	XXh
00BBh			XXh
00BCh		1 1	XXh
00BDh		ا ا	XXh
00BEh	CAN0 Message Box 5: Time Stamp		XXh
00BFh		<u> </u>	XXh
V: Undofind			

X: Undefined



Table 4.4 SFR Information (4)

Address	Register	Symbol	After Reset
00C0h			XXh
00C1h			XXh
00C2h	CAN0 Message Box 6: Identifier / DLC		XXh
00C3h	<u> </u>		XXh
00C4h			XXh XXh
00C5h 00C6h			XXh
00C0h			XXh
00C8h			XXh
00C9h	CAN0 Message Box 6: Data Field		XXh
00CAh	CANO MESSAGE DOX 0. Data Field		XXh
00CBh			XXh
00CCh			XXh
00CDh			XXh
00CEh	CAN0 Message Box 6: Time Stamp		XXh XXh
00CFh 00D0h			XXh
00D0h			XXh
00D2h			XXh
00D3h	CAN0 Message Box 7: Identifier / DLC		XXh
00D4h			XXh
00D5h			XXh
00D6h			XXh
00D7h			XXh
00D8h			XXh XXh
00D9h 00DAh	CAN0 Message Box 7: Data Field		XXh
00DAn 00DBh			XXh
00DDh			XXh
00DDh			XXh
00DEh	CAN0 Message Box 7: Time Stamp		XXh
00DFh	CANO Message Box 7. Tille Stallp		XXh
00E0h			XXh
00E1h			XXh
00E2h	CAN0 Message Box 8: Identifier / DLC		XXh XXh
00E3h 00E4h			XXh
00E5h			XXh
00E6h			XXh
00E7h			XXh
00E8h			XXh
00E9h	CAN0 Message Box 8: Data Field		XXh
00EAh	OANO Message Dox 0. Data Field		XXh
00EBh			XXh
00ECh			XXh
00EDh		+	XXh XXh
00EEh 00EFh	CAN0 Message Box 8: Time Stamp		XXh
00EFI		+ +	XXh
00F1h			XXh
00F2h	CANO Magagage Roy 0: Identifier / DI C		XXh
00F3h	CAN0 Message Box 9: Identifier / DLC		XXh
00F4h			XXh
00F5h			XXh
00F6h			XXh
00F7h			XXh
00F8h			XXh XXh
00F9h 00FAh	CAN0 Message Box 9: Data Field		XXn XXh
00FAh 00FBh			XXh
00FCh			XXh
00FDh			XXh
00FEh	CANO Massage Day Or Time Clarge		XXh
00FFh	CAN0 Message Box 9: Time Stamp		XXh
-		· · · ·	

X: Undefined



Table 4.12 SFR Information (12)

Address	Register	Symbol	After Reset
02C0h			XXh
02C1h			XXh
02C2h	CAN1 Message Box 6: Identifier / DLC		XXh
02C3h	CANT Message box 0. Identifier / DEC		XXh
02C4h			XXh
02C5h			XXh
02C6h			XXh
02C7h			XXh
02C8h			XXh XXh
02C9h	CAN1 Message Box 6: Data Field		XXn XXh
02CAh 02CBh			XXh
02CBh			XXh
02CDh			XXh
02CEh			XXh
02CFh	CAN1 Message Box 6: Time Stamp		XXh
02D0h			XXh
02D1h			XXh
02D2h	CAN1 Message Box 7: Identifier / DLC		XXh
02D3h	CANT Message box 7. Identifier / DEC		XXh
02D4h			XXh
02D5h			XXh
02D6h			XXh
02D7h			XXh
02D8h			XXh XXh
02D9h 02DAh	CAN1 Message Box 7: Data Field		XXh
02DAn 02DBh			XXh
02DDh			XXh
02DDh			XXh
02DEh			XXh
02DFh	CAN1 Message Box 7: Time Stamp		XXh
02E0h			XXh
02E1h			XXh
02E2h	CAN1 Message Box 8: Identifier / DLC		XXh
02E3h	ovirti message box 6. identilier / beo		XXh
02E4h			XXh
02E5h			XXh
02E6h			XXh XXh
02E7h 02E8h			XXh
02E011			XXh
02E3h	CAN1 Message Box 8: Data Field		XXh
02EBh			XXh
02ECh			XXh
02EDh			XXh
02EEh	CAN1 Message Box 8: Time Stamp		XXh
02EFh	Unit message bux 0. Time stamp		XXh
02F0h			XXh
02F1h			XXh
02F2h	CAN1 Message Box 9: Identifier / DLC		XXh
02F3h			XXh
02F4h			XXh XXh
02F5h 02F6h			XXh
02F6h 02F7h			XXh
02F7h			XXh
02F9h			XXh
02FAh	CAN1 Message Box 9: Data Field		XXh
02FBh			XXh
02FCh			XXh
02FDh			XXh
02FEh	CAN1 Message Box 9: Time Stamp		XXh
02FFh	of a transition of the order of		XXh
V: Undofin			

X: Undefined



5. Electrical Characteristics

5.1 Electrical Characteristics (T/V-ver.)

Table 5.1 Absolute Maximum Ratings

Symbol			Parameter	Condition	Rated Value	Unit
Vcc	Supply vo	Itage (VC	C1 = VCC2)	VCC = AVCC	-0.3 to 6.5	V
AVcc	Analog su	pply volta	age	VCC = AVCC	-0.3 to 6.5	V
Vi	Input	RESET,	CNVSS, BYTE,		-0.3 to VCC+0.3	V
	voltage	P0_0 to	P0_7, P1_0 to P1_7, P2_0 to P2_7,			
		P3_0 to	P3_7, P4_0 to P4_7, P5_0 to P5_7,			
		P6_0 to F	P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_7,			
	P9_0, P9_2 to P9_7, P10_0 to P10_7, VREF, XIN		9_2 to P9_7, P10_0 to P10_7,			
			(IN			
		P7_1, P9_1			-0.3 to 6.5	V
Vo	Output	P0_0 to	P0_7, P1_0 to P1_7, P2_0 to P2_7,		-0.3 to VCC+0.3	V
	voltage	P3_0 to	P3_7, P4_0 to P4_7, P5_0 to P5_7,			
		P6_0 to	P6_7, P7_0, P7_2 to P7_7,			
		P8_0 to I	P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7,			
		P10_0 t	o P10_7, XOUT			
		P7_1, P	9_1		-0.3 to 6.5	V
Pd	Power dis	sipation		Topr = 25°C	700	mW
Topr	Operating	ambient	During MCU operation		T version: -40 to 85	°C
	temperature				V version: -40 to 125 (option)	
			During flash memory program and		0 to 60	
			erase operation			
Tstg	Storage te	emperatu	re		-65 to 150	°C

option: All options are on request basis.



Symbol	Parameter		Macouving Condition		Standard		Unit	
Symbol	Falan	neter		Measuring Condition	Min.	Тур.	Max.	Unit
_	Resolution		VREF :	VREF = VCC			10	Bit
INL	Integral	10 bits	VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±3	LSB
	nonlinearity		= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
	error		= 5 V	External operation amp connection mode			±7	LSB
		8 bits	VREF :	= AVCC = VCC = 5 V			±2	LSB
_	Absolute	10 bits	VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±3	LSB
	accuracy		= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
			= 5 V	External operation amp connection mode			±7	LSB
		8 bits	VREF :	= AVCC = VCC = 5 V			±2	LSB
DNL	Differential nor	linearity error					±1	LSB
_	Offset error						±3	LSB
_	Gain error						±3	LSB
RLADDER	Resistor ladde	r	VREF :	= VCC	10		40	kΩ
tconv	10-bit conversi	ion time,	VREF :	= VCC = 5 V, φAD = 10 MHz	3.3			μs
	sample & hold	available						
	8-bit conversion	on time,	VREF :	= VCC = 5 V, φAD = 10 MHz	2.8			μs
	sample & hold	available						
t SAMP	Sampling time				0.3			μs
VREF	Reference volt	age			2.0		Vcc	V
VIA	Analog input v	oltage			0		VREF	V

Table 5.6 A/D Conversion Characteristics (1)

NOTES:

1. Referenced to VCC = AVCC = VREF = 4.2 to 5.5 V, VSS = AVSS = 0 V, -40 to 85°C unless otherwise specified.

2. ϕ AD frequency must be 10 MHz or less.

When sample & hold is disabled, φAD frequency must be 250kHz or more in addition to a limit of NOTE 2.
 When sample & hold is enabled, φAD frequency must be 1MHz or more in addition to a limit of NOTE 2.

Table 5.7 D/A conversion Characteristics (1)

Symbol	Parameter	Macouring condition	S	Unit		
	Falailletei	Measuring condition	Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
-	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(NOTE 2)			1.5	mA

NOTES:

1. Referenced to VCC = AVCC = VREF = 4.2 to 5.5 V, VSS = AVSS = 0 V, -40 to 85°C unless otherwise specified.

2. This applies when using one D/A converter, with the DAi register (i = 0, 1) for the unused D/A converter set to 00h. The resistor ladder of the A/D converter is not included. Also, the I_{VREF} will flow even if VREF is disconnected by the ADCON1 register.



Table 5.11 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter		Standard		
Symbol	Farameter	Min.	Max.	Unit	
tc(TA)	TAIIN input cycle time	100		ns	
tw(TAH)	TAIIN input HIGH pulse width	40		ns	
tw(TAL)	TAIIN input LOW pulse width	40		ns	

Table 5.12 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter		Standard		
Symbol	Falailletei	Min.	Max.	Unit	
tc(TA)	TAIIN input cycle time	400		ns	
tw(TAH)	TAIIN input HIGH pulse width	200		ns	
tw(TAL)	TAiIN input LOW pulse width	200		ns	

Table 5.13 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter		Standard		
	Falameter	Min.	Max.	Unit	
t _{c(TA)}	TAIIN input cycle time	200		ns	
tw(TAH)	TAIIN input HIGH pulse width	100		ns	
tw(TAL)	TAIIN input LOW pulse width	100		ns	

Table 5.14 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter		Standard		
			Max.	Unit	
t _{w(TAH)}	TAIIN input HIGH pulse width	100		ns	
tw(TAL)	TAIIN input LOW pulse width	100		ns	

Table 5.15 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	Standard	
	Falameter	Min.	Max.	Unit
t _{c(UP)}	TAiOUT input cycle time	2000		ns
tw(UPH)	TAiOUT input HIGH pulse width	1000		ns
tw(UPL)	TAiOUT input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiOUT input setup time	400		ns
th(TIN-UP)	TAiOUT input hold time	400		ns

Table 5.16 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
	Falalleter	Min.	Max.	
tc(TA)	TAiIN input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiOUT input setup time	200		ns
tsu(taout-tain)	TAiIN input setup time	200		ns



Table 5.17 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard	dard	Unit
Symbol	Farameter	Min.	Max.	Unit
tc(TB)	TBiIN input cycle time (counted on one edge)	100		ns
t _{w(TBH)}	TBiIN input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBiIN input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBiIN input cycle time (counted on both edges)	200		ns
t _{w(TBH)}	TBiIN input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBiIN input LOW pulse width (counted on both edges)	80		ns

Table 5.18 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard	Unit	
Symbol		Min.	Max.	
t _{c(TB)}	TBIIN input cycle time	400		ns
tw(TBH)	TBiIN input HIGH pulse width	200		ns
tw(TBL)	TBiIN input LOW pulse width	200		ns

Table 5.19 Timer B Input (Pulse Width Measurement Mode)

Symbol Parameter	Standard		Unit	
Symbol	Symbol Farameter	Min.	Max.	Unit
t _{c(TB)}	TBiIN input cycle time	400		ns
tw(TBH)	TBiIN input HIGH pulse width	200		ns
tw(TBL)	TBiIN input LOW pulse width	200		ns

Table 5.20 A/D Trigger Input

Symbol Pa	Darameter	Stan	ndard Max.	Linit
	Parameter	Min.	Max.	Unit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 5.21 Serial Interface

Symbol	Parameter	Standard		Unit
Symbol	Parameter	Min.	Max.	
tc(CK)	CLKi input cycle time	200		ns
t _{w(CKH)}	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TXDi output delay time		80	ns
th(C-Q)	TXDi hold time	0		ns
tsu(D-C)	RXDi input setup time	70		ns
th(C-D)	RXDi input hold time	90		ns

Table 5.22 External Interrupt INTi Input

Symbol	Standard		Unit	
Symbol	Symbol	Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	250		ns
t _{w(INL)}	INTi input LOW pulse width	250		ns

Switching Characteristics

VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Symbol	Parameter	Measuring	Standard	dard	Unit
Symbol	Falanielei	Condition	Min.	Max.	
$t_{d(BCLK-AD)}$	Address output delay time	Figure 5.2		25	ns
$\mathbf{t}_{h(BCLK-AD)}$	Address output hold time (in relation to BCLK)		4		ns
$\mathbf{t}_{h(RD-AD)}$	Address output hold time (in relation to RD)		(NOTE 1)		ns
$\mathbf{t}_{h(WR-AD)}$	Address output hold time (in relation to WR)		(NOTE 1)		ns
$t_{d(BCLK-CS)}$	Chip select output delay time			25	ns
$t_{h(BCLK-CS)}$	Chip select output hold time (in relation to BCLK)		4		ns
$\mathbf{t}_{h(extsf{RD-CS})}$	Chip select output hold time (in relation to RD)		(NOTE 1)		ns
$t_{h(WR-CS)}$	Chip select output hold time (in relation to WR)		(NOTE 1)		ns
$t_{d(BCLK-RD)}$	RD signal output delay time			25	ns
$\mathbf{t}_{h(BCLK-RD)}$	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			25	ns
$t_{h(BCLK-WR)}$	WR signal output hold time		0		ns
$t_{d(BCLK-DB)}$	Data output delay time (in relation to BCLK)			40	ns
$\mathbf{t}_{h(BCLK-DB)}$	Data output hold time (in relation to BCLK)		4		ns
$t_{d(DB-WR)}$	Data output delay time (in relation to WR)		(NOTE 2)		ns
$\mathbf{t}_{h(WR-DB)}$	Data output hold time (in relation to WR)		(NOTE 1)		ns
$t_{d(BCLK-HLDA)}$	HLDA output delay time			40	ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time (in relation to BCLK)			15	ns
$t_{h(BCLK-ALE)}$	ALE signal output hold time (in relation to BCLK)		-4		ns
$t_{d(AD-ALE)}$	ALE signal output delay time (in relation to Address)		(NOTE 3)		ns
th(ALE-AD)	ALE signal output hold time (in relation to Address)]	(NOTE 4)		ns
$t_{d(AD-RD)}$	RD signal output delay from the end of Address		0		ns
$t_{d(AD-WR)}$	WR signal output delay from the end of Address]	0		ns
$t_{dZ(RD-AD)}$	Address output floating start time]		8	ns

Table 5.25 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting, external area access and multiplexed bus selection)

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^{\circ}}{f(BCLK)} - 40 \text{ [ns]} \text{ n is "2" for 2-wait setting, "3" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 25 [ns]$$

4. Calculated according to the BCLK frequency as follows:

Rev.2.40 Aug 25, 2006 page 43 of 88 REJ03B0003-02400






Figure 5.3 Timing Diagram (1)

RENESAS




Figure 5.8 Timing Diagram (6)

RENESAS

Table 5.36 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit	
	Farameter	Min.	Max.		
t _{c(TA)}	TAIIN input cycle time	100		ns	
tw(TAH)	TAIIN input HIGH pulse width	40		ns	
tw(TAL)	TAIIN input LOW pulse width	40		ns	

Table 5.37 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard	dard	Unit
	Faldifieler	Min.	Max.	
tc(TA)	TAIIN input cycle time	400		ns
tw(TAH)	TAIIN input HIGH pulse width	200		ns
tw(TAL)	TAiIN input LOW pulse width	200		ns

Table 5.38 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard	Unit	
	Falameter	Min.	Max.	
t _{c(TA)}	TAIIN input cycle time	200		ns
tw(TAH)	TAIIN input HIGH pulse width	100		ns
tw(TAL)	TAIIN input LOW pulse width	100		ns

Table 5.39 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter		Standard	
Symbol			Max.	Unit
t _{w(TAH)}	TAIIN input HIGH pulse width	100		ns
tw(TAL)	TAIIN input LOW pulse width	100		ns

Table 5.40 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter Standard Min. Max.		Standard		
Symbol			Max.	Unit	
t _{c(UP)}	TAiOUT input cycle time	2000		ns	
tw(UPH)	TAiOUT input HIGH pulse width	1000			
tw(UPL)	TAIOUT input LOW pulse width 1000				
tsu(UP-TIN)	TAiOUT input setup time	400		ns	
th(TIN-UP)	TAiOUT input hold time	400		ns	

Table 5.41 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter		Standard	
Symbol			Max.	Unit
tc(TA)	TAIIN input cycle rime	800		ns
tsu(tain-taout)	TAiOUT input setup time	200		ns
tsu(taout-tain)	TAIIN input setup time	200		ns

Table 5.42 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit	
Symbol	Parameter		Max.	Unit	
t _{c(TB)}	TBiIN input cycle time (counted on one edge)	100		ns	
t _{w(TBH)}	TBiIN input HIGH pulse width (counted on one edge)	40		ns	
tw(TBL)	TBiIN input LOW pulse width (counted on one edge) 40				
t _{c(TB)}	TBiIN input cycle time (counted on both edges)	200		ns	
tw(TBH)	TBiIN input HIGH pulse width (counted on both edges)	80		ns	
tw(TBL)	TBiIN input LOW pulse width (counted on both edges)	80		ns	

Table 5.43 Timer B Input (Pulse Period Measurement Mode)

Symbol	Deremeter	Standard		Unit
Symbol	Parameter	Min.	Max.	
t _{c(TB)}	TBIIN input cycle time	400		ns
tw(TBH)	TBiIN input HIGH pulse width	200		ns
tw(TBL)	TBiIN input LOW pulse width	200		ns

Table 5.44 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Farameter	Min.	Max.	Unit
t _{c(TB)}	TBiIN input cycle time	400		ns
tw(TBH)	TBiIN input HIGH pulse width	200		ns
tw(TBL)	TBiIN input LOW pulse width	200		ns

Table 5.45 A/D Trigger Input

Cumbol	Deremeter		Standard		
Symbol	Parameter	Min.	Max.	Unit	
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns	
tw(ADL)	ADTRG input LOW pulse width 125				

Table 5.46 Serial Interface

Symbol	Parameter	Standard		Unit		
Symbol	Parameter	Min.	Max.			
tc(CK)	CLKi input cycle time	CLKi input cycle time 200				
t _{w(CKH)}	CLKi input HIGH pulse width 100					
tw(CKL)	CLKi input LOW pulse width 100					
td(C-Q)	TXDi output delay time 80					
th(C-Q)	TXDi hold time	0		ns		
tsu(D-C)	RXDi input setup time			ns		
th(C-D)	RXDi input hold time	90		ns		

Table 5.47 External Interrupt INTi Input

Symbol	Parameter		Standard	
Symbol	Falameter	Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	250		ns
t _{w(INL)}	INTi input LOW pulse width	250		ns




Figure 5.19 Timing Diagram (7)

Memory Expansion Mode and Microprocessor ModeVCC =(Effective for setting with wait)	= 3.3 V
BCLK RD (Separate bus) WR, WRL, WRH (Separate bus) RD (Multiplexed bus) WR, WRL, WRH	
RDY input	
tsu(RDY-BCLK) + th(BCLK-RDY) (Common to setting with wait and setting without wait) BCLK	
HOLD input HLDA output P0, P1, P2,	
P3, P4, P5_0 to P5_2 ⁽¹⁾	
NOTE: 1. The above pins are set to high-impedance regardless of the input level of the BYTE p the PM06 bit in the PM0 register, and the PM11 bit in the PM1 register.	vin,
Measuring conditions : • VCC = 3.3 V • Input timing voltage : Determined with V _{IL} = 0.6 V , V _{IH} = 2.7 V • Output timing voltage: Determined with V _{OL} = 1.65 V , V _{OH} = 1.65 V	

Figure 5.23 Timing Diagram (2)

REVISION HISTORY

M16C/6N Group (M16C/6N4) Data Sheet

Rev.	Date		Description
nev.	Dale	Page	Summary
2.00	Nov. 10, 2004	34	Table 5.6 A/D Conversion Characteristics: "Tolerance Level Impedance" is added.
		35	Table 5.8 Power Supply Circuit Timing Characteristics: "td(M-L)" is deleted.
			Figure 5.2 Power Supply Circuit Timing Diagram is added.
		36	Table 5.10 Memory Expansion Mode and Microprocessor Mode: "td(BCLK-HLDA)" is deleted.
		38	Table 5.21 Serial I/O: Min. of standard in t _{su(D-C)} is revised from "30" to "70".
		39	Table 5.23 Memory Expansion Mode and Microprocessor Mode (for setting with no wait)
			• Max. of Standard in td(BCLK-ALE) is revised from "25" to "15".
			• t _{d(BCLK-HLDA)} is added.
		40	Table 5.24 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting
			and external area access)
			• Max. of Standard in td(BCLK-ALE) is revised from "25" to "15".
			• td(BCLK-HLDA) is added.
		41	Table 5.25 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting,
			external area access and multiplexed bus selection)
			• td(BCLK-HLDA) is added.
			• Max. of Standard in td(BCLK-ALE) is revised from "25" to "15".
		42	Figure 5.4 Timing Diagram (1): "XIN input" is added.
		44, 45	Figures 5.6 and 5.7 Timing Diagram (3) (4): "DB" in Read timing is revised to "DBi".
		46, 47	Figures 5.8 and 5.9 Timing Diagram (5) (6): "DB" in Write timing is revised to "DBi".
		49	Figure 5.11 Timing Diagram (8)
			 "ADi/DB" in Read/Write timing is revised to "ADi/DBi".
		50	Appendix 1. Package Dimensions: 100P6Q-A is added.
2.10	Jun. 24, 2005	-	Revised edition issued
			* The contents of product are revised. (Normal-ver. is added.)
			* Revised parts and revised contents are as follows (except for expressional change).
		2	Table 1.1 Performance outline of M16C/6N Group (M16C/6N4)
		4	Performance outline of Normal-ver. is added.
		4	Table 1.2 Product List is revised. (Normal-ver. is added.)
			Figure 1.2 Type No., Memory Size, and Package:
		10	• "(no): Normal-ver." is added to Characteristics.
		19 32	Figure 4.7 SFR Information (7): NOTE 1 is revised. Table 5.4 Electrical Characteristics (1)
		52	• Measuring Condition of V_{OL} is revised from "Lo _L = -200µA" to "Lo _L = 200µA".
		33	Table 5.5 Electrical Characteristics (2): Mask ROM (5th item)
		00	• "f(XCIN)" is changed to "(f(BCLK)).
		34	Table 5.6 A/D Conversion Characteristics: "Tolerance Level Impedance" is deleted.
2.40	Aug. 25, 2006	-	Revised edition issued
•			* Electric Characteristics of Normal-ver. is added.
			* Revised parts and revised contents are as follows (except for expressional change).
		1	1.1 Applications: Comment of Normal-ver. is added.
		4	Table 1.2 Product Information
			Status of development is revised and NOTES 1 and 2 are added.