



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART
Peripherals	DMA, WDT
Number of I/O	87
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m306n4mgt-168fpusq">https://www.e-xfl.com/product-detail/renesas-electronics-america/m306n4mgt-168fpusq</a>

## 1.2 Performance Overview

Table 1.1 lists the Functions and Specifications for M16C/6N Group (M16C/6N4).

**Table 1.1 Functions and Specifications for M16C/6N Group (M16C/6N4)**

Item		Specification	
		Normal-ver.	T/V-ver.
CPU	Number of fundamental instructions	91 instructions	
	Minimum instruction execution time	41.7 ns ( $f(BCLK) = 24$ MHz, 1/1 prescaler, without software wait)	50.0 ns ( $f(BCLK) = 20$ MHz, 1/1 prescaler, without software wait)
	Operating mode	Single-chip, memory expansion, and microprocessor modes	
	Address space	1 Mbyte	
	Memory capacity	Refer to <b>Table 1.2 Product Information</b>	
Peripheral Function	Ports	Input/Output: 87 pins, Input: 1 pin	
	Multifunction timers	Timer A: 16 bits × 5 channels Timer B: 16 bits × 6 channels Three-phase motor control circuit	
	Serial interfaces	3 channels Clock synchronous, UART, I <sup>2</sup> C-bus <sup>(1)</sup> , IEBus <sup>(2)</sup> 1 channel Clock synchronous	
	A/D converter	10-bit A/D converter: 1 circuit, 26 channels	
	D/A converter	8 bits × 2 channels	
	DMAC	2 channels	
	CRC calculation circuit	CRC-CCITT	
	CAN module	2 channels with 2.0B specification	
	Watchdog timer	15 bits × 1 channel (with prescaler)	
	Interrupts	Internal: 31 sources, External: 9 sources Software: 4 sources, Priority levels: 7 levels	
	Clock generation circuits	4 circuits • Main clock oscillation circuit (*) • Sub clock oscillation circuit (*) • On-chip oscillator • PLL frequency synthesizer (*) Equipped with on-chip feedback resistor	
	Oscillation-stopped detector	Main clock oscillation stop and re-oscillation detection function	
Electrical Characteristics	Supply voltage	VCC = 3.0 to 5.5 V ( $f(BCLK) = 24$ MHz, 1/1 prescaler, without software wait)	VCC = 4.2 to 5.5 V ( $f(BCLK) = 20$ MHz, 1/1 prescaler, without software wait)
	Consumption current	Mask ROM	20 mA ( $f(BCLK) = 24$ MHz, PLL operation, no division)
		Flash memory	22 mA ( $f(BCLK) = 24$ MHz, PLL operation, no division)
		Mask ROM Flash memory	3 $\mu$ A ( $f(BCLK) = 32$ kHz, Wait mode, Oscillation capacity Low) 0.8 $\mu$ A (Stop mode, Topr = 25°C)
Flash Memory Version	Programming and erasure voltage	3.0 ± 0.3 V or 5.0 ± 0.5 V	5.0 ± 0.5 V
	Programming and erasure endurance	100 times	
I/O Characteristics	I/O withstand voltage	5.0 V	
	Output current	5 mA	
Operating Ambient Temperature		-40 to 85°C	T version: -40 to 85°C V version: -40 to 125°C (option)
Device Configuration		CMOS high-performance silicon gate	
Package		100-pin molded-plastic QFP, LQFP	

NOTES:

1. I<sup>2</sup>C-bus is a trademark of Koninklijke Philips Electronics N.V.

2. IEBus is a trademark of NEC Electronics Corporation.

option: All options are on request basis.

**Table 1.3 List of Pin Names (1)**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	CAN Module Pin	Bus Control Pin
FP	GP							
1	99		P9_6			ANEX1	CTX0	
2	100		P9_5			ANEX0	CRX0	
3	1		P9_4	TB4IN		DA1		
4	2		P9_3	TB3IN		DA0		
5	3		P9_2	TB2IN	SOUT3			
6	4		P9_1	TB1IN	SIN3			
7	5		P9_0	TB0IN	CLK3			
8	6	BYTE						
9	7	CNVSS						
10	8	XCIN	P8_7					
11	9	XCOUNT	P8_6					
12	10	RESET						
13	11	XOUT						
14	12	VSS						
15	13	XIN						
16	14	VCC1						
17	15		P8_5	NMI				
18	16		P8_4	INT2	ZP			
19	17		P8_3	INT1				
20	18		P8_2	INT0				
21	19		P8_1	TA4IN/U				
22	20		P8_0	TA4OUT/U				
23	21		P7_7	TA3IN			CRX1	
24	22		P7_6	TA3OUT			CTX1	
25	23		P7_5	TA2IN/W				
26	24		P7_4	TA2OUT/W				
27	25		P7_3	TA1IN/V	CTS2/RTS2			
28	26		P7_2	TA1OUT/V	CLK2			
29	27		P7_1	TA0IN/TB5IN	RXD2/SCL2			
30	28		P7_0	TA0OUT	TXD2/SDA2			
31	29		P6_7		TXD1/SDA1			
32	30		P6_6		RXD1/SCL1			
33	31		P6_5		CLK1			
34	32		P6_4		CTS1/RTS1/CTS0/CLKS1			
35	33		P6_3		TXD0/SDA0			
36	34		P6_2		RXD0/SCL0			
37	35		P6_1		CLK0			
38	36		P6_0		CTS0/RTS0			
39	37		P5_7					RDY/CLKOUT
40	38		P5_6					ALE
41	39		P5_5					HOLD
42	40		P5_4					HLDA
43	41		P5_3					BCLK
44	42		P5_2					RD
45	43		P5_1					WRH/BHE
46	44		P5_0					WRL/WR
47	45		P4_7					CS3
48	46		P4_6					CS2
49	47		P4_5					CS1
50	48		P4_4					CS0

FP: PRQP0100JB-A (100P6S-A), GP: PLQP0100KB-A (100P6Q-A)

## 1.6 Pin Functions

Tables 1.5 to 1.7 list the Pin Functions.

**Table 1.5 Pin Functions (1)**

Signal Name	Pin Name	I/O Type	Description
Power supply input	VCC1, VCC2, VSS	I	Apply 4.2 to 5.5 V (T/V-ver.), 3.0 to 5.5 V (Normal-ver.) to the VCC1 and VCC2 pins and 0 V to the VSS pin. The VCC apply condition is that VCC2 = VCC1 <sup>(1)</sup> .
Analog power supply input	AVCC, AVSS	I	Applies the power supply for the A/D converter. Connect the AVCC pin to VCC1. Connect the AVSS pin to VSS.
Reset input	RESET	I	The MCU is in a reset state when applying "L" to the this pin.
CNVSS	CNVSS	I	Switches processor mode. Connect this pin to VSS to when after a reset to start up in single-chip mode. Connect this pin to VCC1 to start up in microprocessor mode.
External data bus width select input	BYTE	I	Switches the data bus in external memory space. The data bus is 16-bit long when the this pin is held "L" and 8-bit long when the this pin is held "H". Set it to either one. Connect this pin to VSS when single-chip mode.
Bus control pins	D0 to D7	I/O	Inputs and outputs data (D0 to D7) when these pins are set as the separate bus.
	D8 to D15	I/O	Inputs and outputs data (D8 to D15) when external 16-bit data bus is set as the separate bus.
	A0 to A19	O	Output address bits (A0 to A19).
	A0/D0 to A7/D7	I/O	Input and output data (D0 to D7) and output address bits (A0 to A7) by time-sharing when external 8-bit data bus are set as the multiplexed bus.
	A1/D0 to A8/D7	I/O	Input and output data (D0 to D7) and output address bits (A1 to A8) by time-sharing when external 16-bit data bus are set as the multiplexed bus.
	CS0 to CS3	O	Output CS0 to CS3 signals. CS0 to CS3 are chip-select signals to specify an external space.
	WRL/WR WRH/BHE RD	O	Output WRL, WRH, (WR, BHE), RD signals. WRL and WRH or BHE, and RD can be switched by program. • WRL, WRH, and RD are selected The WRL signal becomes "L" by writing data to an even address in an external memory space. The WRH signal becomes "L" by writing data to an odd address in an external memory space. The RD pin signal becomes "L" by reading data in an external memory space. • WR, BHE, and RD are selected The WR signal becomes "L" by writing data in an external memory space. The RD signal becomes "L" by reading data in an external memory space. The BHE signal becomes "L" by accessing an odd address. Select WR, BHE, and RD for an external 8-bit data bus.
	ALE	O	ALE is a signal to latch the address.
	HOLD	I	While the HOLD pin is held "L", the MCU is placed in a hold state.
	HLDA	O	In a hold state, HLDA outputs a "L" signal.
	RDY	I	While applying a "L" signal to the RDY pin, the MCU is placed in a wait state.

I: Input

O: Output

I/O: Input/Output

**NOTE:**

1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.

**Table 4.5 SFR Information (5)**

Address	Register	Symbol	After Reset
0100h	CAN0 Message Box 10: Identifier / DLC		XXh
0101h			XXh
0102h			XXh
0103h			XXh
0104h			XXh
0105h			XXh
0106h			XXh
0107h			XXh
0108h			XXh
0109h	CAN0 Message Box 10: Data Field		XXh
010Ah			XXh
010Bh			XXh
010Ch			XXh
010Dh			XXh
010Eh	CAN0 Message Box 10: Time Stamp		XXh
010Fh			XXh
0110h			XXh
0111h			XXh
0112h	CAN0 Message Box 11: Identifier / DLC		XXh
0113h			XXh
0114h			XXh
0115h			XXh
0116h			XXh
0117h			XXh
0118h			XXh
0119h	CAN0 Message Box 11: Data Field		XXh
011Ah			XXh
011Bh			XXh
011Ch			XXh
011Dh			XXh
011Eh	CAN0 Message Box 11: Time Stamp		XXh
011Fh			XXh
0120h			XXh
0121h			XXh
0122h	CAN0 Message Box 12: Identifier / DLC		XXh
0123h			XXh
0124h			XXh
0125h			XXh
0126h			XXh
0127h			XXh
0128h			XXh
0129h	CAN0 Message Box 12: Data Field		XXh
012Ah			XXh
012Bh			XXh
012Ch			XXh
012Dh			XXh
012Eh	CAN0 Message Box 12: Time Stamp		XXh
012Fh			XXh
0130h			XXh
0131h			XXh
0132h	CAN0 Message Box 13: Identifier / DLC		XXh
0133h			XXh
0134h			XXh
0135h			XXh
0136h			XXh
0137h			XXh
0138h			XXh
0139h	CAN0 Message Box 13: Data Field		XXh
013Ah			XXh
013Bh			XXh
013Ch			XXh
013Dh			XXh
013Eh	CAN0 Message Box 13: Time Stamp		XXh
013Fh			XXh

X: Undefined

**Table 4.8 SFR Information (8) <sup>(1)</sup>**

Address	Register	Symbol	After Reset
01C0h	Timer B3, B4, B5 Count Start Flag	TBSR	000XXXXXb
01C1h			
01C2h	Timer A1-1 Register	TA11	XXh
01C3h			XXh
01C4h	Timer A2-1 Register	TA21	XXh
01C5h			XXh
01C6h	Timer A4-1 Register	TA41	XXh
01C7h			XXh
01C8h	Three-Phase PWM Control Register 0	INVC0	00h
01C9h	Three-Phase PWM Control Register 1	INVC1	00h
01CAh	Three-Phase Output Buffer Register 0	IDB0	0011111b
01CBh	Three-Phase Output Buffer Register 1	IDB1	0011111b
01CCh	Dead Time Timer	DTT	XXh
01CDh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XXh
01CEh			
01CFh			
01D0h	Timer B3 Register	TB3	XXh
01D1h			XXh
01D2h	Timer B4 Register	TB4	XXh
01D3h			XXh
01D4h	Timer B5 Register	TB5	XXh
01D5h			XXh
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh	Timer B3 Mode Register	TB3MR	00XX0000b
01DCh	Timer B4 Mode Register	TB4MR	00XX0000b
01DDh	Timer B5 Mode Register	TB5MR	00XX0000b
01DEh	Interrupt Source Select Register 0	IFSR0	00XXX000b
01DFh	Interrupt Source Select Register 1	IFSR1	00h
01E0h	SI/O3 Transmit/Receive Register	S3TRR	XXh
01E1h			
01E2h	SI/O3 Control Register	S3C	01000000b
01E3h	SI/O3 Bit Rate Register	S3BRG	XXh
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh	UART0 Special Mode Register 4	U0SMR4	00h
01EDh	UART0 Special Mode Register 3	U0SMR3	000X0X0Xb
01EEh	UART0 Special Mode Register 2	U0SMR2	X0000000b
01EFh	UART0 Special Mode Register	U0SMR	X0000000b
01F0h	UART1 Special Mode Register 4	U1SMR4	00h
01F1h	UART1 Special Mode Register 3	U1SMR3	000X0X0Xb
01F2h	UART1 Special Mode Register 2	U1SMR2	X0000000b
01F3h	UART1 Special Mode Register	U1SMR	X0000000b
01F4h	UART2 Special Mode Register 4	U2SMR4	00h
01F5h	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
01F6h	UART2 Special Mode Register 2	U2SMR2	X0000000b
01F7h	UART2 Special Mode Register	U2SMR	X0000000b
01F8h	UART2 Transmit/Receive Mode Register	U2MR	00h
01F9h	UART2 Bit Rate Register	U2BRG	XXh
01FAh	UART2 Transmit Buffer Register	U2TB	XXh
01FBh			XXh
01FCCh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
01FDh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
01FEh			XXh
01FFh	UART2 Receive Buffer Register	U2RB	XXh

X: Undefined

## NOTE:

- Blank spaces are reserved. No access is allowed.

**Table 5.2 Recommended Operating Conditions (1) <sup>(1)</sup>**

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
V <sub>CC</sub>	Supply voltage (V <sub>CC1</sub> = V <sub>CC2</sub> )	4.2	5.0	5.5	V
A <sub>VCC</sub>	Analog supply voltage		V <sub>CC</sub>		V
V <sub>SS</sub>	Supply voltage		0		V
A <sub>VSS</sub>	Analog supply voltage		0		V
V <sub>IH</sub>	HIGH input voltage	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, XIN, RESET, CNVSS, BYTE	0.8 V <sub>CC</sub>		V <sub>CC</sub> V
		P7_1, P9_1	0.8 V <sub>CC</sub>	6.5	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (During single-chip mode)	0.8 V <sub>CC</sub>		V <sub>CC</sub> V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (Data input during memory expansion and microprocessor modes)	0.5 V <sub>CC</sub>		V <sub>CC</sub> V
V <sub>IL</sub>	LOW input voltage	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, XIN, RESET, CNVSS, BYTE	0		0.2 V <sub>CC</sub> V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (During single-chip mode)	0		0.2 V <sub>CC</sub> V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (Data input during memory expansion and microprocessor modes)	0		0.16 V <sub>CC</sub> V
I <sub>OH(peak)</sub>	HIGH peak output current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7			-10.0 mA
I <sub>OH(avg)</sub>	HIGH average output current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7			-5.0 mA
I <sub>OL(peak)</sub>	LOW peak output current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			10.0 mA
I <sub>OL(avg)</sub>	LOW average output current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			5.0 mA

## NOTES:

1. Referenced to V<sub>CC</sub> = 4.2 to 5.5 V at T<sub>opr</sub> = -40 to 85°C unless otherwise specified.
2. Average output current values during 100 ms period.
3. The total I<sub>OL(peak)</sub> for ports P0, P1, P2, P8\_6, P8\_7, P9, and P10 must be 80 mA max.  
The total I<sub>OL(peak)</sub> for ports P3, P4, P5, P6, P7, and P8\_0 to P8\_4 must be 80 mA max.  
The total I<sub>OH(peak)</sub> for ports P0, P1, and P2 must be -40 mA max.  
The total I<sub>OH(peak)</sub> for ports P3, P4, and P5 must be -40 mA max.  
The total I<sub>OH(peak)</sub> for ports P6, P7, and P8\_0 to P8\_4 must be -40 mA max.  
The total I<sub>OH(peak)</sub> for ports P8\_6, P8\_7, P9, and P10 must be -40 mA max.

**Table 5.5 Electrical Characteristics (2) <sup>(1)</sup>**


Symbol	Parameter	Measuring Condition	Standard			Unit	
			Min.	Typ.	Max.		
I <sub>CC</sub>	Power supply current (VCC = 4.2 to 5.5 V)	In single-chip mode, the output pins are open and other pins are VSS.	Mask ROM	f(BCLK) = 20 MHz, PLL operation, No division	18	32	mA
				On-chip oscillation, No division	1		mA
		Flash memory	f(BCLK) = 20 MHz, PLL operation, No division		20	34	mA
			On-chip oscillation, No division		1.8		mA
		Flash memory program	f(BCLK) = 10 MHz, VCC = 5 V		15		mA
		Flash memory erase	f(BCLK) = 10 MHz, VCC = 5 V		25		mA
		Mask ROM	f(BCLK) = 32 kHz, Low power dissipation mode, ROM <sup>(2)</sup>		25		µA
		Flash memory	f(BCLK) = 32 kHz, Low power dissipation mode, RAM <sup>(2)</sup>		25		µA
			f(BCLK) = 32 kHz, Low power dissipation mode, Flash memory <sup>(2)</sup>		420		µA
		Mask ROM Flash memory	On-chip oscillation, Wait mode		50		µA
			f(BCLK) = 32 kHz, Wait mode <sup>(3)</sup> , Oscillation capacity High		8.5		µA
			f(BCLK) = 32 kHz, Wait mode <sup>(3)</sup> , Oscillation capacity Low		3.0		µA
			Stop mode, Topr = 25°C		0.8	3.0	µA

## NOTES:

1. Referenced to VCC = 4.2 to 5.5 V, VSS = 0 V at Topr = -40 to 85°C, f(BCLK) = 20 MHz unless otherwise specified.
2. This indicates the memory in which the program to be executed exists.
3. With one timer operated using fC32.

**Table 5.8 Power Supply Circuit Timing Characteristics**

Symbol	Parameter	Measuring Condition	Standard			Unit
			Min.	Typ.	Max.	
$t_{d(P-R)}$	Time for internal power supply stabilization during powering-on	$VCC = 4.2$ to $5.5$ V			2	ms
$t_{d(R-S)}$	STOP release time				150	$\mu$ s
$t_{d(W-S)}$	Low power dissipation mode wait mode release time				150	$\mu$ s

**Figure 5.1 Power Supply Circuit Timing Diagram**

**Timing Requirements****VCC = 5 V**

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)

**Table 5.17 Timer B Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c(TB)</sub>	TBiIN input cycle time (counted on one edge)	100		ns
t <sub>w(TBH)</sub>	TBiIN input HIGH pulse width (counted on one edge)	40		ns
t <sub>w(TBL)</sub>	TBiIN input LOW pulse width (counted on one edge)	40		ns
t <sub>c(TB)</sub>	TBiIN input cycle time (counted on both edges)	200		ns
t <sub>w(TBH)</sub>	TBiIN input HIGH pulse width (counted on both edges)	80		ns
t <sub>w(TBL)</sub>	TBiIN input LOW pulse width (counted on both edges)	80		ns

**Table 5.18 Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c(TB)</sub>	TBiIN input cycle time	400		ns
t <sub>w(TBH)</sub>	TBiIN input HIGH pulse width	200		ns
t <sub>w(TBL)</sub>	TBiIN input LOW pulse width	200		ns

**Table 5.19 Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c(TB)</sub>	TBiIN input cycle time	400		ns
t <sub>w(TBH)</sub>	TBiIN input HIGH pulse width	200		ns
t <sub>w(TBL)</sub>	TBiIN input LOW pulse width	200		ns

**Table 5.20 A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c(AD)</sub>	ADTRG input cycle time (triggerable minimum)	1000		ns
t <sub>w(ADL)</sub>	ADTRG input LOW pulse width	125		ns

**Table 5.21 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c(CK)</sub>	CLKi input cycle time	200		ns
t <sub>w(CKH)</sub>	CLKi input HIGH pulse width	100		ns
t <sub>w(CKL)</sub>	CLKi input LOW pulse width	100		ns
t <sub>d(C-Q)</sub>	TXDi output delay time		80	ns
t <sub>h(C-Q)</sub>	TXDi hold time	0		ns
t <sub>su(D-C)</sub>	RXDi input setup time	70		ns
t <sub>h(C-D)</sub>	RXDi input hold time	90		ns

**Table 5.22 External Interrupt INTi Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>w(INH)</sub>	INTi input HIGH pulse width	250		ns
t <sub>w(INL)</sub>	INTi input LOW pulse width	250		ns

**Switching Characteristics**

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

**VCC = 5 V****Table 5.23 Memory Expansion Mode and Microprocessor Mode (for setting with no wait)**

Symbol	Parameter	Measuring Condition	Standard		Unit
			Min.	Max.	
t <sub>d</sub> (BCLK-AD)	Address output delay time	Figure 5.2		25	ns
t <sub>h</sub> (BCLK-AD)	Address output hold time (in relation to BCLK)		4		ns
t <sub>h</sub> (RD-AD)	Address output hold time (in relation to RD)		0		ns
t <sub>h</sub> (WR-AD)	Address output hold time (in relation to WR)		(NOTE 1)		ns
t <sub>d</sub> (BCLK-CS)	Chip select output delay time			25	ns
t <sub>h</sub> (BCLK-CS)	Chip select output hold time (in relation to BCLK)		4		ns
t <sub>d</sub> (BCLK-ALE)	ALE signal output delay time			15	ns
t <sub>h</sub> (BCLK-ALE)	ALE signal output hold time		-4		ns
t <sub>d</sub> (BCLK-RD)	RD signal output delay time			25	ns
t <sub>h</sub> (BCLK-RD)	RD signal output hold time		0		ns
t <sub>d</sub> (BCLK-WR)	WR signal output delay time			25	ns
t <sub>h</sub> (BCLK-WR)	WR signal output hold time		0		ns
t <sub>d</sub> (BCLK-DB)	Data output delay time (in relation to BCLK)			40	ns
t <sub>h</sub> (BCLK-DB)	Data output hold time (in relation to BCLK) <sup>(3)</sup>		4		ns
t <sub>d</sub> (DB-WR)	Data output delay time (in relation to WR)		(NOTE 2)		ns
t <sub>h</sub> (WR-DB)	Data output hold time (in relation to WR) <sup>(3)</sup>		(NOTE 1)		ns
t <sub>d</sub> (BCLK-HLDA)	HLDA output delay time			40	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40 \text{ [ns]} \quad f(BCLK) \text{ is } 12.5 \text{ MHz or less.}$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in



$$t = -CR \times \ln(1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2 V_{CC}$ ,  $C = 30 \text{ pF}$ ,

$R = 1 \text{ k}\Omega$ , hold time of output "L" level is

$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2 V_{CC} / V_{CC}) = 6.7 \text{ ns.}$$

**Figure 5.2 Port P0 to P10 Measurement Circuit**

**Switching Characteristics****VCC = 5 V**

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

**Table 5.25 Memory Expansion Mode and Microprocessor Mode  
(for 2- to 3-wait setting, external area access and multiplexed bus selection)**

Symbol	Parameter	Measuring Condition	Standard		Unit
			Min.	Max.	
t <sub>d</sub> (BCLK-AD)	Address output delay time	Figure 5.2		25	ns
t <sub>h</sub> (BCLK-AD)	Address output hold time (in relation to BCLK)		4		ns
t <sub>h</sub> (RD-AD)	Address output hold time (in relation to RD)		(NOTE 1)		ns
t <sub>h</sub> (WR-AD)	Address output hold time (in relation to WR)		(NOTE 1)		ns
t <sub>d</sub> (BCLK-CS)	Chip select output delay time			25	ns
t <sub>h</sub> (BCLK-CS)	Chip select output hold time (in relation to BCLK)		4		ns
t <sub>h</sub> (RD-CS)	Chip select output hold time (in relation to RD)		(NOTE 1)		ns
t <sub>h</sub> (WR-CS)	Chip select output hold time (in relation to WR)		(NOTE 1)		ns
t <sub>d</sub> (BCLK-RD)	RD signal output delay time			25	ns
t <sub>h</sub> (BCLK-RD)	RD signal output hold time		0		ns
t <sub>d</sub> (BCLK-WR)	WR signal output delay time			25	ns
t <sub>h</sub> (BCLK-WR)	WR signal output hold time		0		ns
t <sub>d</sub> (BCLK-DB)	Data output delay time (in relation to BCLK)			40	ns
t <sub>h</sub> (BCLK-DB)	Data output hold time (in relation to BCLK)		4		ns
t <sub>d</sub> (DB-WR)	Data output delay time (in relation to WR)		(NOTE 2)		ns
t <sub>h</sub> (WR-DB)	Data output hold time (in relation to WR)		(NOTE 1)		ns
t <sub>d</sub> (BCLK-HLDA)	HLDA output delay time			40	ns
t <sub>d</sub> (BCLK-ALE)	ALE signal output delay time (in relation to BCLK)			15	ns
t <sub>h</sub> (BCLK-ALE)	ALE signal output hold time (in relation to BCLK)		-4		ns
t <sub>d</sub> (AD-ALE)	ALE signal output delay time (in relation to Address)		(NOTE 3)		ns
t <sub>h</sub> (ALE-AD)	ALE signal output hold time (in relation to Address)		(NOTE 4)		ns
t <sub>d</sub> (AD-RD)	RD signal output delay from the end of Address		0		ns
t <sub>d</sub> (AD-WR)	WR signal output delay from the end of Address		0		ns
t <sub>dZ</sub> (RD-AD)	Address output floating start time			8	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:


$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 40 \text{ [ns]} \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$


3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 25 \text{ [ns]}$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 15 \text{ [ns]}$$


**Figure 5.4 Timing Diagram (2)**

**Figure 5.7 Timing Diagram (5)**


## Memory Expansion Mode and Microprocessor Mode

(For 1- or 2-wait setting, external area access and multiplexed bus selection)

### Read timing



### Write timing



$$t_{cyc} = \frac{1}{f(BCLK)}$$

#### Measuring conditions :

- VCC = 5 V
- Input timing voltage :  $V_{IL} = 0.8$  V,  $V_{IH} = 2.0$  V
- Output timing voltage :  $V_{OL} = 0.4$  V,  $V_{OH} = 2.4$  V

**Figure 5.9 Timing Diagram (7)**

**Switching Characteristics**

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

**VCC = 5 V****Table 5.48 Memory Expansion Mode and Microprocessor Mode (for setting with no wait)**

Symbol	Parameter	Measuring Condition	Standard		Unit
			Min.	Max.	
t <sub>d</sub> (BCLK-AD)	Address output delay time	Figure 5.12		25	ns
t <sub>h</sub> (BCLK-AD)	Address output hold time (in relation to BCLK)		4		ns
t <sub>h</sub> (RD-AD)	Address output hold time (in relation to RD)		0		ns
t <sub>h</sub> (WR-AD)	Address output hold time (in relation to WR)		(NOTE 1)		ns
t <sub>d</sub> (BCLK-CS)	Chip select output delay time			25	ns
t <sub>h</sub> (BCLK-CS)	Chip select output hold time (in relation to BCLK)		4		ns
t <sub>d</sub> (BCLK-ALE)	ALE signal output delay time			15	ns
t <sub>h</sub> (BCLK-ALE)	ALE signal output hold time		-4		ns
t <sub>d</sub> (BCLK-RD)	RD signal output delay time			25	ns
t <sub>h</sub> (BCLK-RD)	RD signal output hold time		0		ns
t <sub>d</sub> (BCLK-WR)	WR signal output delay time			25	ns
t <sub>h</sub> (BCLK-WR)	WR signal output hold time		0		ns
t <sub>d</sub> (BCLK-DB)	Data output delay time (in relation to BCLK)			40	ns
t <sub>h</sub> (BCLK-DB)	Data output hold time (in relation to BCLK) <sup>(3)</sup>		4		ns
t <sub>d</sub> (DB-WR)	Data output delay time (in relation to WR)		(NOTE 2)		ns
t <sub>h</sub> (WR-DB)	Data output hold time (in relation to WR) <sup>(3)</sup>		(NOTE 1)		ns
t <sub>d</sub> (BCLK-HLDA)	HLDA output delay time			40	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40 \text{ [ns]} \quad f(BCLK) \text{ is } 12.5 \text{ MHz or less.}$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in



$$t = -CR \times \ln(1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2 V_{CC}$ ,  $C = 30 \text{ pF}$ ,

$R = 1 \text{ k}\Omega$ , hold time of output "L" level is

$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2 V_{CC} / V_{CC}) = 6.7 \text{ ns.}$$

**Figure 5.12 Port P0 to P10 Measurement Circuit**

**Timing Requirements****VCC = 3.3 V****(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)****Table 5.52 External Clock Input (XIN Input)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub>	External clock input cycle time	62.5		ns
t <sub>w(H)</sub>	External clock input HIGH pulse width	25		ns
t <sub>w(L)</sub>	External clock input LOW pulse width	25		ns
t <sub>r</sub>	External clock rise time		15	ns
t <sub>f</sub>	External clock fall time		15	ns

**Table 5.53 Memory Expansion Mode and Microprocessor Mode**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>ac1(RD-DB)</sub>	Data input access time (for setting with no wait)		(NOTE 1)	ns
t <sub>ac2(RD-DB)</sub>	Data input access time (for setting with wait)		(NOTE 2)	ns
t <sub>ac3(RD-DB)</sub>	Data input access time (when accessing multiplexed bus area)		(NOTE 3)	ns
t <sub>su(DB-RD)</sub>	Data input setup time	50		ns
t <sub>su(RDY-BCLK)</sub>	RDY input setup time	40		ns
t <sub>su(HOLD-BCLK)</sub>	HOLD input setup time	50		ns
t <sub>h(RD-DB)</sub>	Data input hold time	0		ns
t <sub>h(BCLK-RDY)</sub>	RDY input hold time	0		ns
t <sub>h(BCLK-HOLD)</sub>	HOLD input hold time	0		ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 60 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 60 \text{ [ns]} \quad n \text{ is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 60 \text{ [ns]} \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

**Timing Requirements****VCC = 3.3 V****(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)****Table 5.60 Timer B Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time (counted on one edge)	150		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width (counted on one edge)	60		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width (counted on one edge)	60		ns
$t_{c(TB)}$	TBiIN input cycle time (counted on both edges)	300		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width (counted on both edges)	120		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width (counted on both edges)	120		ns

**Table 5.61 Timer B Input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	600		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width	300		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width	300		ns

**Table 5.62 Timer B Input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	600		ns
$t_{w(TBH)}$	TBiIN input HIGH pulse width	300		ns
$t_{w(TBL)}$	TBiIN input LOW pulse width	300		ns

**Table 5.63 A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(AD)}$	ADTRG input cycle time (triggerable minimum)	1500		ns
$t_{w(ADL)}$	ADTRG input LOW pulse width	200		ns

**Table 5.64 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	300		ns
$t_{w(CKH)}$	CLKi input HIGH pulse width	150		ns
$t_{w(CKL)}$	CLKi input LOW pulse width	150		ns
$t_{d(C-Q)}$	TXDi output delay time		160	ns
$t_{h(C-Q)}$	TXDi hold time	0		ns
$t_{su(D-C)}$	RXDi input setup time	100		ns
$t_{h(C-D)}$	RXDi input hold time	90		ns


**Table 5.65 External Interrupt INTi Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	INTi input HIGH pulse width	380		ns
$t_{w(INL)}$	INTi input LOW pulse width	380		ns


## Memory Expansion Mode and Microprocessor Mode (For setting with no wait)

**VCC = 3.3 V**

### Read timing



### Write timing




$$t_{cyc} = \frac{1}{f(BCLK)}$$

Measuring conditions :

- VCC = 3.3 V
- Input timing voltage : VIL = 0.6 V, VIH = 2.7 V
- Output timing voltage : VOL = 1.65 V, VOH = 1.65 V

**Figure 5.24 Timing Diagram (3)**


**Figure 5.26 Timing Diagram (5)**

## Memory Expansion Mode and Microprocessor Mode


(For 2-wait setting, external area access and multiplexed bus selection)

**VCC = 3.3 V**

### Read timing



### Write timing



$$tcyc = \frac{1}{f(BCLK)}$$

Measuring conditions :

- VCC = 3.3 V
- Input timing voltage :  $V_{IL} = 0.6$  V,  $V_{IH} = 2.7$  V
- Output timing voltage :  $V_{OL} = 1.65$  V,  $V_{OH} = 1.65$  V

**Figure 5.28 Timing Diagram (7)**