

#### Welcome to <u>E-XFL.COM</u>

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART
Peripherals	DMA, WDT
Number of I/O	87
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m306n4mgt-173fpufq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## 1.5 Pin Assignments

Figures 1.3 and 1.4 show the Pin Assignment (Top View). Tables 1.3 and 1.4 list the List of Pin Names.




Figure 1.3 Pin Assignments (Top View) (1)








Figure 1.4 Pin Assignments (Top View) (2)

Signal Name	Pin Name	I/O Type	
Main clock	XIN	I	I/O pins for the main clock oscillation circuit. Connect a ceramic
input			resonator or crystal oscillator between XIN and XOUT $^{(1)}$ .
Main clock	XOUT	0	To use the external clock, input the clock from XIN and leave
output			XOUT open.
Sub clock	XCIN	I	I/O pins for a sub clock oscillation circuit. Connect a crystal
input			oscillator between XCIN and XCOUT <sup>(1)</sup> .
Sub clock	XCOUT	0	To use the external clock, input the clock from XCIN and leave
output			XCOUT open.
BCLK output	BCLK	0	Outputs the BCLK signal.
Clock output	CLKOUT	0	The clock of the same cycle as fC, f8, or f32 is output.
INT interrupt input		I	Input pins for the INT interrupt.
NMI interrupt input	NMI	I	Input pin for the NMI interrupt.
Key input	KI0 to KI3	I	Input pins for the key input interrupt.
interrupt input			
Timer A	TA0OUT to TA4OUT	I/O	These are timer A0 to timer A4 I/O pins.
	TA0IN to TA4IN	I	These are timer A0 to timer A4 input pins.
	ZP	I	Input pin for the Z-phase.
Timer B	TB0IN to TB5IN	I	These are timer B0 to timer B5 input pins.
Three-phase motor control output	$U, \overline{U}, V, \overline{V}, W, \overline{W}$	0	These are Three-phase motor control output pins.
Serial interface	CTS0 to CTS2	I	These are transmit control input pins.
	RTS0 to RTS2	0	These are receive control output pins.
	CLK0 to CLK3	I/O	These are transfer clock I/O pins.
	RXD0 to RXD2	l	These are serial data input pins.
	SIN3	I	These are serial data input pins.
	TXD0 to TXD2	0	These are serial data output pins.
	SOUT3	0	These are serial data output pins.
	CLKS1	0	This is output pin for transfer clock output from multiple pins function.
I <sup>2</sup> C mode	SDA0 to SDA2	I/O	These are serial data I/O pins.
	SCL0 to SCL2	I/O	These are transfer clock I/O pins. (however, SCL2 for the
			N-channel open drain output.)
Reference	VREF		Applies the reference voltage for the A/D converter and D/A
voltage input		-	converter.
A/D converter	AN0 to AN7	1	Analog input pins for the A/D converter.
	AN0_0 to AN0_7		· · · · · · · · · · · · · · · · · · ·
	AN2_0 to AN2_7		
	ADTRG	1	This is an A/D trigger input pin.
	ANEX0	I/O	This is the extended analog input pin for the A/D converter,
			and is the output in external op-amp connection mode.
	ANEX1		This is the extended analog input pin for the A/D converter.
D/A converter	DA0, DA1	0	These are the output pins for the D/A converter.
CAN module	CRX0, CRX1	I	These are the input pins for the CAN module.
	CTX0, CTX1	0	These are the output pins for the CAN module.

I: Input O: Output I/O: Input/Output

NOTE:

1. Ask the oscillator maker the oscillation characteristic.



# 3. Memory

Figure 3.1 shows a Memory Map. The address space extends the 1 Mbyte from address 00000h to FFFFh. The internal ROM is allocated in a lower address direction beginning with address FFFFh. For example, a 128-Kbyte internal ROM is allocated to the addresses from E0000h to FFFFh.


As for the flash memory version, 4-Kbyte space (block A) exists in 0F000h to 0FFFFh. 4-Kbyte space is mainly for storing data. In addition to storing data, 4-Kbyte space also can store programs.

The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 5-Kbyte internal RAM is allocated to the addresses from 00400h to 017FFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The Special Function Registers (SFRs) are allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be accessed by user.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to **M16C/60**, **M16C/20**, **M16C/Tiny Series Software Manual**. In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.



1. During memory expansion mode or microprocessor mode, cannot be used.

2. In memory expansion mode, cannot be used.

3. As for the flash memory version, 4-Kbyte space (block A) exists.

4. When using the masked ROM version, write nothing to internal ROM area.

5. Shown here is a memory map for the case where the PM10 bit in the PM1 register is 1 (block A enabled, addresses 10000h to 26FFFh for CS2 area) and the PM13 bit in the PM1 register is 1 (internal RAM area is expanded over 192 Kbytes).

Figure 3.1 Memory Map



#### Table 4.4 SFR Information (4)

Address	Register	Symbol	After Reset
00C0h			XXh
00C1h			XXh
00C2h	CAN0 Message Box 6: Identifier / DLC		XXh
00C3h	<u> </u>		XXh
00C4h			XXh XXh
00C5h 00C6h			XXh
00C0h			XXh
00C8h			XXh
00C9h	CAN0 Message Box 6: Data Field		XXh
00CAh	CANO MESSAGE DOX 0. Data Field		XXh
00CBh			XXh
00CCh			XXh
00CDh			XXh
00CEh	CAN0 Message Box 6: Time Stamp		XXh XXh
00CFh 00D0h			XXh
00D0h			XXh
00D2h			XXh
00D3h	CAN0 Message Box 7: Identifier / DLC		XXh
00D4h			XXh
00D5h			XXh
00D6h			XXh
00D7h			XXh
00D8h			XXh XXh
00D9h 00DAh	CAN0 Message Box 7: Data Field		XXh
00DAn 00DBh			XXh
00DDh			XXh
00DDh			XXh
00DEh	CAN0 Message Box 7: Time Stamp		XXh
00DFh	CANO Message Box 7. Tille Stallp		XXh
00E0h			XXh
00E1h			XXh
00E2h	CAN0 Message Box 8: Identifier / DLC		XXh XXh
00E3h 00E4h			XXh
00E5h			XXh
00E6h			XXh
00E7h			XXh
00E8h			XXh
00E9h	CAN0 Message Box 8: Data Field		XXh
00EAh	OANO Message Dox 0. Data Field		XXh
00EBh			XXh
00ECh			XXh
00EDh		+	XXh XXh
00EEh 00EFh	CAN0 Message Box 8: Time Stamp		XXh
00EFI		+ +	XXh
00F1h			XXh
00F2h	CANO Magagage Roy 0: Identifier / DI C		XXh
00F3h	CAN0 Message Box 9: Identifier / DLC		XXh
00F4h			XXh
00F5h			XXh
00F6h			XXh
00F7h			XXh
00F8h			XXh XXh
00F9h 00FAh	CAN0 Message Box 9: Data Field		XXn XXh
00FAh 00FBh			XXh
00FCh			XXh
00FDh			XXh
00FEh	CANO Massage Day Or Time Clarge		XXh
00FFh	CAN0 Message Box 9: Time Stamp		XXh
-		· · · ·	

X: Undefined



#### M16C/6N Group (M16C/6N4)

#### Table 4.9 SFR Information (9)

Address	Register	Symbol	After Reset
0200h	CAN0 Message Control Register 0	COMCTLO	00h
0200h	CANO Message Control Register 1	COMCTL1	00h
0202h	CANO Message Control Register 2	C0MCTL2	00h
0203h	CAN0 Message Control Register 3	COMCTL3	00h
0203h	CAN0 Message Control Register 4	COMCTL4	00h
020411 0205h	CANO Message Control Register 5	COMCTL5	00h
0205h	CANO Message Control Register 6	COMCTL6	00h
	CANO Message Control Register 7	COMOTEO COMCTL7	00h
0207h	CANO Message Control Register 8	COMCTL8	00h
0208h 0209h	CANO Message Control Register 9	COMCTL9	00h
	CANO Message Control Register 9	COMCTL10	00h
020Ah		COMCTL11	
020Bh	CANO Message Control Register 11		00h
020Ch	CANO Message Control Register 12	COMCTL12	00h
020Dh	CANO Message Control Register 13	COMCTL13	00h
020Eh	CANO Message Control Register 14	COMCTL14	00h
020Fh	CAN0 Message Control Register 15	C0MCTL15	00h
0210h	CAN0 Control Register	COCTLR	X000001b
0211h			XX0X0000b
0212h	CAN0 Status Register	COSTR	00h
0213h		00011	X000001b
0214h	CAN0 Slot Status Register	COSSTR	00h
0215h	CANO OIUL OLALUS HEYISLEI		00h
0216h	CAN0 Interrupt Control Register	COICR	00h
0217h	CANO Interrupt Control Register	CUICR	00h
0218h	CANO Estandad ID Bagistar	00100	00h
0219h	CAN0 Extended ID Register	COIDR	00h
021Ah		0.001	XXh
021Bh	CAN0 Configuration Register	COCONR	XXh
021Ch	CAN0 Receive Error Count Register	CORECR	00h
021Dh	CAN0 Transmit Error Count Register	COTECR	00h
021Eh	<u> </u>		00h
021Eh	CAN0 Time Stamp Register	COTSR	00h
0220h	CAN1 Message Control Register 0	C1MCTL0	00h
022011 0221h	CAN1 Message Control Register 0	C1MCTL1	00h
022111 0222h	CAN'T Message Control Register 1	C1MCTL2	00h
	CAN'T Message Control Register 2	C1MCTL2	00h
0223h			
0224h	CAN1 Message Control Register 4	C1MCTL4	00h
0225h	CAN1 Message Control Register 5	C1MCTL5	00h
0226h	CAN1 Message Control Register 6	C1MCTL6	00h
0227h	CAN1 Message Control Register 7	C1MCTL7	00h
0228h	CAN1 Message Control Register 8	C1MCTL8	00h
0229h	CAN1 Message Control Register 9	C1MCTL9	00h
022Ah	CAN1 Message Control Register 10	C1MCTL10	00h
022Bh	CAN1 Message Control Register 11	C1MCTL11	00h
022Ch	CAN1 Message Control Register 12	C1MCTL12	00h
022Dh	CAN1 Message Control Register 13	C1MCTL13	00h
022Eh	CAN1 Message Control Register 14	C1MCTL14	00h
022Fh	CAN1 Message Control Register 15	C1MCTL15	00h
0230h	CAN1 Control Register	C1CTLR	X000001b
0231h		UIUILN	XX0X0000b
0232h	CANI Statua Degister	C10TD	00h
0233h	CAN1 Status Register	C1STR	X000001b
0234h	CANIA Clat Status Desister	CLOOTD	00h
0235h	CAN1 Slot Status Register	C1SSTR	00h
0236h		0.1105	00h
0237h	CAN1 Interrupt Control Register	C1ICR	00h
0238h			00h
0239h	CAN1 Extended ID Register	C1IDR	00h
0233h		<u> </u>	XXh
023An	CAN1 Configuration Register	C1CONR	XXh
-	CAN1 Receive Error Count Register	C1RECR	00h
023Ch	CANT Receive Error Count Register	CITECR	
023Dh			00h
023Eh 023Fh	CAN1 Time Stamp Register	C1TSR	00h 00h
			UUN

X: Undefined



#### Table 4.12 SFR Information (12)

Address	Register	Symbol	After Reset
02C0h			XXh
02C1h			XXh
02C2h	CAN1 Message Box 6: Identifier / DLC		XXh
02C3h	CANT Message box 0. Identifier / DEC		XXh
02C4h			XXh
02C5h			XXh
02C6h			XXh
02C7h			XXh
02C8h			XXh XXh
02C9h	CAN1 Message Box 6: Data Field		XXn XXh
02CAh 02CBh			XXh
02CBh			XXh
02CDh			XXh
02CEh			XXh
02CFh	CAN1 Message Box 6: Time Stamp		XXh
02D0h			XXh
02D1h			XXh
02D2h	CAN1 Message Box 7: Identifier / DLC		XXh
02D3h	CANT Message box 7. Identifier / DEC		XXh
02D4h			XXh
02D5h			XXh
02D6h			XXh
02D7h			XXh
02D8h			XXh XXh
02D9h 02DAh	CAN1 Message Box 7: Data Field		XXh
02DAn 02DBh			XXh
02DDh			XXh
02DDh			XXh
02DEh			XXh
02DFh	CAN1 Message Box 7: Time Stamp		XXh
02E0h			XXh
02E1h			XXh
02E2h	CAN1 Message Box 8: Identifier / DLC		XXh
02E3h	ovirti message box 6. identilier / beo		XXh
02E4h			XXh
02E5h			XXh
02E6h			XXh XXh
02E7h 02E8h			XXh
02E011 02E9h			XXh
02E3h	CAN1 Message Box 8: Data Field		XXh
02EBh			XXh
02ECh			XXh
02EDh			XXh
02EEh	CAN1 Message Box 8: Time Stamp		XXh
02EFh	Unit message bux 0. Time stamp		XXh
02F0h			XXh
02F1h			XXh
02F2h	CAN1 Message Box 9: Identifier / DLC		XXh
02F3h			XXh
02F4h			XXh XXh
02F5h 02F6h			XXh
02F6h 02F7h			XXh
02F7h			XXh
02F9h			XXh
02FAh	CAN1 Message Box 9: Data Field		XXh
02FBh			XXh
02FCh			XXh
02FDh			XXh
02FEh	CAN1 Message Box 9: Time Stamp		XXh
02FFh	of a transition of the order of		XXh
V: Undofin			

X: Undefined



# **5. Electrical Characteristics**

## 5.1 Electrical Characteristics (T/V-ver.)

#### **Table 5.1 Absolute Maximum Ratings**

Symbol			Parameter	Condition	Rated Value	Unit
Vcc	Supply vo	Itage (VC	C1 = VCC2)	VCC = AVCC	-0.3 to 6.5	V
AVcc	Analog su	pply volta	age	VCC = AVCC	-0.3 to 6.5	V
Vi	Input	RESET,	CNVSS, BYTE,		-0.3 to VCC+0.3	V
	voltage	P0_0 to	P0_7, P1_0 to P1_7, P2_0 to P2_7,			
		P3_0 to	P3_7, P4_0 to P4_7, P5_0 to P5_7,			
		P6_0 to F	P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_7,			
		P9_0, P	9_2 to P9_7, P10_0 to P10_7,			
	VREF, XIN					
	P7_1, P9_1			-0.3 to 6.5	V	
Vo	Output	P0_0 to	P0_7, P1_0 to P1_7, P2_0 to P2_7,		-0.3 to VCC+0.3	V
	voltage	P3_0 to	P3_7, P4_0 to P4_7, P5_0 to P5_7,			
		P6_0 to	P6_7, P7_0, P7_2 to P7_7,			
		P8_0 to I	P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7,			
		P10_0 t	o P10_7, XOUT			
		P7_1, P	9_1		-0.3 to 6.5	V
Pd	Power dis	sipation		Topr = 25°C	700	mW
Topr	Operating	ambient	During MCU operation		T version: -40 to 85	°C
	temperatu	ire			V version: -40 to 125 (option)	
			During flash memory program and		0 to 60	
			erase operation			
Tstg	Storage te	emperatu	re		-65 to 150	°C

option: All options are on request basis.



#### **Switching Characteristics**

#### VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Symbol	Parameter	Measuring	Stand	dard	Unit
Symbol	Falanielei	Condition	Min.	Max.	
$t_{d(BCLK-AD)}$	Address output delay time	Figure 5.2		25	ns
$t_{h(BCLK-AD)}$	Address output hold time (in relation to BCLK)		4		ns
$\mathbf{t}_{h(RD-AD)}$	Address output hold time (in relation to RD)		(NOTE 1)		ns
$\mathbf{t}_{h(WR-AD)}$	Address output hold time (in relation to WR)		(NOTE 1)		ns
$t_{d(BCLK-CS)}$	Chip select output delay time			25	ns
$t_{h(BCLK-CS)}$	Chip select output hold time (in relation to BCLK)		4		ns
$\mathbf{t}_{h( extsf{RD-CS})}$	Chip select output hold time (in relation to RD)		(NOTE 1)		ns
$t_{h(WR-CS)}$	Chip select output hold time (in relation to WR)		(NOTE 1)		ns
$t_{d(BCLK-RD)}$	RD signal output delay time			25	ns
$\mathbf{t}_{h(BCLK-RD)}$	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			25	ns
$t_{h(BCLK-WR)}$	WR signal output hold time		0		ns
$t_{d(BCLK-DB)}$	Data output delay time (in relation to BCLK)			40	ns
$\mathbf{t}_{h(BCLK-DB)}$	Data output hold time (in relation to BCLK)		4		ns
$t_{d(DB-WR)}$	Data output delay time (in relation to WR)		(NOTE 2)		ns
$\mathbf{t}_{h(WR-DB)}$	Data output hold time (in relation to WR)		(NOTE 1)		ns
$t_{d(BCLK-HLDA)}$	HLDA output delay time			40	ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time (in relation to BCLK)			15	ns
$t_{h(BCLK-ALE)}$	ALE signal output hold time (in relation to BCLK)		-4		ns
$t_{d(AD-ALE)}$	ALE signal output delay time (in relation to Address)		(NOTE 3)		ns
th(ALE-AD)	ALE signal output hold time (in relation to Address)	]	(NOTE 4)		ns
$t_{d(AD-RD)}$	RD signal output delay from the end of Address		0		ns
$t_{d(\text{AD-WR})}$	WR signal output delay from the end of Address	]	0		ns
$t_{dZ(RD-AD)}$	Address output floating start time	]		8	ns

# Table 5.25 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting, external area access and multiplexed bus selection)

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 40 \text{ [ns]} \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 25 \text{ [ns]}$$

4. Calculated according to the BCLK frequency as follows:

Rev.2.40 Aug 25, 2006 page 43 of 88 REJ03B0003-02400






Figure 5.5 Timing Diagram (3)

RENESAS

# Table 5.32 Electrical Characteristics (1)

#### VCC = 5 V

	.32 Electrical	onaracte		1	-		<u>vcc</u>	- 5
Symbol		Ра	rameter	Measuring Condition	Min.	tandar Typ.	d Max.	Unit
Vон	HIGH output voltage	P3_0 to P P6_0 to I P8_0 to I	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, P6_7, P7_0, P7_2 to P7_7, P8_4, P8_6, P8_7, P9_0, P9_7, P10_0 to P10_7		Vcc-2.0		Vcc	V
Vон	HIGH output voltage	P3_0 to P P6_0 to I P8_0 to I	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, P6_7, P7_0, P7_2 to P7_7, P8_4, P8_6, P8_7, P9_0, P9_7, P10_0 to P10_7		Vcc-0.3		Vcc	V
Vон	HIGH output voltage	XOUT	HIGHPOWER LOWPOWER	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -0.5 \text{ mA}$	3.0 3.0		Vcc Vcc	V
	HIGH output voltage	XCOUT	HIGHPOWER LOWPOWER	With no load applied With no load applied		2.5 1.6		V
Vol	LOW output voltage	P3_0 to P P6_0 to P P8_6, P8_	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_4, _7, P9_0 to P9_7, P10_0 to P10_7				2.0	V
Vol	LOW output voltage	P3_0 to P P6_0 to P	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_4, _7, P9_0 to P9_7, P10_0 to P10_7				0.45	V
Vol	LOW output voltage	XOUT	HIGHPOWER LOWPOWER	lo∟ = 1 mA lo∟ = 0.5 mA			2.0 2.0	V
	LOW output voltage	XCOUT	HIGHPOWER LOWPOWER	With no load applied With no load applied		0	2.0	V
V⊤+-V⊤-	Hysteresis	INTO to IN SCL0 to S TA0OUT	TAOIN to TA4IN, TBOIN to TB5IN, IT5, NMI, ADTRG, CTS0 to CTS2, CL2, SDA0 to SDA2, CLK0 to CLK3, to TA4OUT, KI0 to KI3, RXD2, SIN3		0.2		1.0	V
V⊤+-V⊤-	Hysteresis	RESET			0.2		2.5	V
Ін	HIGH input current	P0_0 to P P3_0 to P P6_0 to P P9_0 to P XIN, RES	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_7, 9_7, P10_0 to P10_7, SET, CNVSS, BYTE				5.0	μA
lı∟	LOW input current	P3_0 to P P6_0 to P P9_0 to P	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_7, 9_7, P10_0 to P10_7, SET, CNVSS, BYTE				-5.0	μA
Rpullup	Pull-up resistance	P3_0 to P P6_0 to P	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0, P7_2 to P7_7, P8_0 to _6, P8_7, P9_0, P9_2 to P9_7, P10_7		30	50	170	kΩ
Rfxin	Feedback resis		XIN			1.5		MΩ
Rfxcin	Feedback resis		XCIN			15		MΩ
VRAM	RAM retention	voltage		At stop mode	2.0			V

NOTES:

1. Referenced to VCC = 4.2 to 5.5 V, VSS = 0 V at Topr = -40 to 85°C, f(BCLK) = 24 MHz unless otherwise specified.




Figure 5.16 Timing Diagram (4)

RENESAS

### Timing Requirements VCC = 3.3 V (Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)

#### Table 5.54 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter		Standard		
Symbol	Farameter	Min.	Max.	Unit	
tc(TA)	TAIIN input cycle time	150		ns	
tw(TAH)	TAIIN input HIGH pulse width	60		ns	
tw(TAL)	TAIIN input LOW pulse width	60		ns	

#### Table 5.55 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter		Standard		
Symbol		Min.	Max.	Unit	
tc(TA)	TAIIN input cycle time	600		ns	
tw(TAH)	TAIIN input HIGH pulse width	300		ns	
tw(TAL)	TAiIN input LOW pulse width	300		ns	

#### Table 5.56 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	Unit	
	Falameter	Min.	Max.	Unit
t <sub>c(TA)</sub>	TAIIN input cycle time	300		ns
tw(TAH)	TAIIN input HIGH pulse width	150		ns
tw(TAL)	TAIIN input LOW pulse width	150		ns

#### Table 5.57 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter		Standard		
Symbol	Farameter	Min.	Max.	Unit	
tw(TAH)	TAIIN input HIGH pulse width	150		ns	
tw(TAL)	TAIIN input LOW pulse width	150		ns	

#### Table 5.58 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
Symbol			Max.	Unit
t <sub>c(UP)</sub> TAiOUT input cycle time 3000				
tw(UPH)	TAIOUT input HIGH pulse width	1500		ns
tw(UPL)	TAiOUT input LOW pulse width	1500		ns
tsu(UP-TIN)	TAIOUT input setup time	600		ns
th(TIN-UP)	TAiOUT input hold time	600		ns

#### Table 5.59 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit	
Symbol	Falailletei		Max.	Unit	
tc(TA)	TAIIN input cycle time	2		μs	
t <sub>su(TAIN-TAOUT)</sub>	su(TAIN-TAOUT) TAIOUT input setup time 500				
tsu(taout-tain)	TAIIN input setup time	500		ns	

#### **Switching Characteristics**

### VCC = 3.3 V

## (Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Symbol	Parameter	Measuring	Standard		Unit
Symbol		Condition	Min.	Max.	
td(BCLK-AD)	Address output delay time	Figure 5.21		30	ns
th(BCLK-AD)	Address output hold time (in relation to BCLK)		4		ns
th(RD-AD)	Address output hold time (in relation to RD)		0		ns
th(WR-AD)	Address output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip select output delay time			30	ns
th(BCLK-CS)	Chip select output hold time (in relation to BCLK)		4		ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time			25	ns
$t_{h(BCLK-ALE)}$	ALE signal output hold time		-4		ns
$t_{d(BCLK-RD)}$	RD signal output delay time			30	ns
$t_{h(BCLK-RD)}$	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			30	ns
$t_{h(BCLK-WR)}$	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (in relation to BCLK) (3)		4		ns
td(DB-WR)	Data output delay time (in relation to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (in relation to WR) (3)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA output delay time			40	ns

#### Table 5.67 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting and external area access)

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 [ns]$$

2. Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5) \times 10^9}{f(BCLK)} - 40 \text{ [ns]}$ 

n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting. When n = 1, f(BCLK) is 12.5 MHz or less.

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


 $t = -CR \times ln (1 - V_{OL} / V_{CC})$ 

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2 V_{CC}$ , C = 30 pF,

R =1 k $\Omega$ , hold time of output "L" level is

t =  $-30 \text{ pF} \times 1 \text{ k}\Omega \times \text{ln} (1 - 0.2 \text{ Vcc} / \text{Vcc}) = 6.7 \text{ ns.}$ 



#### **Switching Characteristics**

#### VCC = 3.3 V

(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Symbol	Parameter	Measuring	Standard		Linit	
Symbol	Farameter	Condition	Min.	Max.	- Unit	
$t_{d(BCLK-AD)}$	Address output delay time	Figure 5.21		50	ns	
$t_{h(BCLK-AD)}$	Address output hold time (in relation to BCLK)		4		ns	
th(RD-AD)	Address output hold time (in relation to RD)		(NOTE 1)		ns	
th(WR-AD)	Address output hold time (in relation to WR)		(NOTE 1)		ns	
$t_{d(BCLK-CS)}$	Chip select output delay time			50	ns	
$t_{h(BCLK-CS)}$	Chip select output hold time (in relation to BCLK)		4		ns	
$\mathbf{t}_{h(\text{RD-CS})}$	Chip select output hold time (in relation to RD)		(NOTE 1)		ns	
$t_{h(WR-CS)}$	Chip select output hold time (in relation to WR)		(NOTE 1)		ns	
$t_{d(BCLK-RD)}$	RD signal output delay time			40	ns	
$t_{h(BCLK-RD)}$	RD signal output hold time		0		ns	
$t_{d(BCLK-WR)}$	WR signal output delay time			40	ns	
$t_{h(BCLK-WR)}$	WR signal output hold time		0		ns	
$t_{d(BCLK-DB)}$	Data output delay time (in relation to BCLK)			50	ns	
$t_{h(BCLK-DB)}$	Data output hold time (in relation to BCLK)		4		ns	
$t_{d(DB-WR)}$	Data output delay time (in relation to WR)		(NOTE 2)		ns	
th(WR-DB)	Data output hold time (in relation to WR)		(NOTE 1)		ns	
td(BCLK-HLDA)	HLDA output delay time			40	ns	
$t_{d(BCLK-ALE)}$	ALE signal output delay time (in relation to BCLK)			25	ns	
$t_{h(BCLK-ALE)}$	ALE signal output hold time (in relation to BCLK)		-4		ns	
td(AD-ALE)	ALE signal output delay time (in relation to Address)		(NOTE 3)		ns	
th(ALE-AD)	ALE signal output hold time (in relation to Address)	]	(NOTE 4)		ns	
td(AD-RD)	RD signal output delay from the end of Address	]	0		ns	
td(AD-WR)	WR signal output delay from the end of Address	1	0		ns	
$t_{dZ(RD-AD)}$	Address output floating start time	]		8	ns	

# Table 5.68 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting, external area access and multiplexed bus selection)

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 [ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 50 \text{ [ns]} \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40 \text{ [ns]}$$

4. Calculated according to the BCLK frequency as follows:

Rev.2.40 Aug 25, 2006 page 79 of 88 REJ03B0003-0240








Figure 5.28 Timing Diagram (7)

# **Appendix 1. Package Dimensions**





RENESAS

## **REVISION HISTORY**

# M16C/6N Group (M16C/6N4) Data Sheet

Rev.	Data	Description		
Rev. Date Page		Page	Summary	
2.00	Nov. 10, 2004	34	Table 5.6 A/D Conversion Characteristics: "Tolerance Level Impedance" is added.	
		35	Table 5.8 Power Supply Circuit Timing Characteristics: "td(M-L)" is deleted.	
			Figure 5.2 Power Supply Circuit Timing Diagram is added.	
		36	Table 5.10 Memory Expansion Mode and Microprocessor Mode: "td(BCLK-HLDA)" is deleted.	
		38	Table 5.21 Serial I/O: Min. of standard in t <sub>su(D-C)</sub> is revised from "30" to "70".	
		39	Table 5.23 Memory Expansion Mode and Microprocessor Mode (for setting with no wait)	
			• Max. of Standard in td(BCLK-ALE) is revised from "25" to "15".	
			• td(BCLK-HLDA) is added.	
		40	Table 5.24 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting	
			and external area access)	
			• Max. of Standard in td(BCLK-ALE) is revised from "25" to "15".	
			• td(BCLK-HLDA) is added.	
		41	Table 5.25 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting,	
			external area access and multiplexed bus selection)	
			• td(BCLK-HLDA) is added.	
			• Max. of Standard in td(BCLK-ALE) is revised from "25" to "15".	
		42	Figure 5.4 Timing Diagram (1): "XIN input" is added.	
		44, 45	Figures 5.6 and 5.7 Timing Diagram (3) (4): "DB" in Read timing is revised to "DBi".	
		46, 47	Figures 5.8 and 5.9 Timing Diagram (5) (6): "DB" in Write timing is revised to "DBi".	
		49	Figure 5.11 Timing Diagram (8)	
			<ul> <li>"ADi/DB" in Read/Write timing is revised to "ADi/DBi".</li> </ul>	
		50	Appendix 1. Package Dimensions: 100P6Q-A is added.	
2.10	Jun. 24, 2005	-	Revised edition issued	
			* The contents of product are revised. (Normal-ver. is added.)	
			* Revised parts and revised contents are as follows (except for expressional change).	
		2	Table 1.1 Performance outline of M16C/6N Group (M16C/6N4)	
		4	Performance outline of Normal-ver. is added.	
		4	Table 1.2 Product List is revised. (Normal-ver. is added.)	
			Figure 1.2 Type No., Memory Size, and Package:	
		10	• "(no): Normal-ver." is added to Characteristics.	
		19 32	Figure 4.7 SFR Information (7): NOTE 1 is revised. Table 5.4 Electrical Characteristics (1)	
		52	• Measuring Condition of $V_{OL}$ is revised from "Lo <sub>L</sub> = -200µA" to "Lo <sub>L</sub> = 200µA".	
		33	Table 5.5 Electrical Characteristics (2): Mask ROM (5th item)	
		00	• "f(XCIN)" is changed to "(f(BCLK)).	
		34	Table 5.6 A/D Conversion Characteristics: "Tolerance Level Impedance" is deleted.	
2 40	Aug. 25, 2006		Revised edition issued	
•			* Electric Characteristics of Normal-ver. is added.	
			* Revised parts and revised contents are as follows (except for expressional change).	
		1	1.1 Applications: Comment of Normal-ver. is added.	
		4	Table 1.2 Product Information	
			Status of development is revised and NOTES 1 and 2 are added.	

# **REVISION HISTORY**

# M16C/6N Group (M16C/6N4) Data Sheet

Dav	Dete		Description	
Rev. Date		Page	Summary	
2.40	Aug. 25, 2006	7, 8	Tables 1.3 and 1.4 List of Pin Names (1)(2) are added.	
		9	Table 1.5 Pin Functions (1)	
			<ul> <li>3.0 to 5.5 V (Normal-ver.) is added to Description of Power supply input.</li> </ul>	
		22	Table 4.8 SFR Information (8)	
			<ul> <li>The value of After Reset in IDB0 register is revised.</li> </ul>	
			<ul> <li>The value of After Reset in IDB1 register is revised.</li> </ul>	
		33	Table 5.3 Recommended Operating Conditions (2)	
			Power supply ripple is deleted. (three items)	
			Figure 5.1 Voltage Fluctuation Timing is deleted.	
		34	Table 5.4 Electrical Characteristics (1): Hysteresis XIN is deleted.	
		52 to 87	5.2 Electrical Characteristics (Normal-ver.) is added.	
1				
1				
1				
1				
L	1			