



Welcome to [E-XFL.COM](#)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART
Peripherals	DMA, WDT
Number of I/O	87
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m306n4mgt-179fpusl">https://www.e-xfl.com/product-detail/renesas-electronics-america/m306n4mgt-179fpusl</a>

## 1.2 Performance Overview

Table 1.1 lists the Functions and Specifications for M16C/6N Group (M16C/6N4).

**Table 1.1 Functions and Specifications for M16C/6N Group (M16C/6N4)**

Item		Specification	
		Normal-ver.	T/V-ver.
CPU	Number of fundamental instructions	91 instructions	
	Minimum instruction execution time	41.7 ns ( $f(BCLK) = 24$ MHz, 1/1 prescaler, without software wait)	50.0 ns ( $f(BCLK) = 20$ MHz, 1/1 prescaler, without software wait)
	Operating mode	Single-chip, memory expansion, and microprocessor modes	
	Address space	1 Mbyte	
	Memory capacity	Refer to <b>Table 1.2 Product Information</b>	
Peripheral Function	Ports	Input/Output: 87 pins, Input: 1 pin	
	Multifunction timers	Timer A: 16 bits × 5 channels Timer B: 16 bits × 6 channels Three-phase motor control circuit	
	Serial interfaces	3 channels Clock synchronous, UART, I <sup>2</sup> C-bus <sup>(1)</sup> , IEBus <sup>(2)</sup> 1 channel Clock synchronous	
	A/D converter	10-bit A/D converter: 1 circuit, 26 channels	
	D/A converter	8 bits × 2 channels	
	DMAC	2 channels	
	CRC calculation circuit	CRC-CCITT	
	CAN module	2 channels with 2.0B specification	
	Watchdog timer	15 bits × 1 channel (with prescaler)	
	Interrupts	Internal: 31 sources, External: 9 sources Software: 4 sources, Priority levels: 7 levels	
	Clock generation circuits	4 circuits • Main clock oscillation circuit (*) • Sub clock oscillation circuit (*) • On-chip oscillator • PLL frequency synthesizer (*) Equipped with on-chip feedback resistor	
	Oscillation-stopped detector	Main clock oscillation stop and re-oscillation detection function	
Electrical Characteristics	Supply voltage	VCC = 3.0 to 5.5 V ( $f(BCLK) = 24$ MHz, 1/1 prescaler, without software wait)	VCC = 4.2 to 5.5 V ( $f(BCLK) = 20$ MHz, 1/1 prescaler, without software wait)
	Consumption current	Mask ROM	20 mA ( $f(BCLK) = 24$ MHz, PLL operation, no division)
		Flash memory	22 mA ( $f(BCLK) = 24$ MHz, PLL operation, no division)
		Mask ROM Flash memory	3 $\mu$ A ( $f(BCLK) = 32$ kHz, Wait mode, Oscillation capacity Low) 0.8 $\mu$ A (Stop mode, Topr = 25°C)
	Flash Memory Version	Programming and erasure voltage	3.0 ± 0.3 V or 5.0 ± 0.5 V
	Programming and erasure endurance		5.0 ± 0.5 V 100 times
I/O Characteristics	I/O withstand voltage	5.0 V	
	Output current	5 mA	
Operating Ambient Temperature		-40 to 85°C	T version: -40 to 85°C V version: -40 to 125°C (option)
Device Configuration		CMOS high-performance silicon gate	
Package		100-pin molded-plastic QFP, LQFP	

NOTES:

1. I<sup>2</sup>C-bus is a trademark of Koninklijke Philips Electronics N.V.

2. IEBus is a trademark of NEC Electronics Corporation.

option: All options are on request basis.

### 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram

## 1.5 Pin Assignments

Figures 1.3 and 1.4 show the Pin Assignment (Top View). Tables 1.3 and 1.4 list the List of Pin Names.




Figure 1.3 Pin Assignments (Top View) (1)

## 1.6 Pin Functions

Tables 1.5 to 1.7 list the Pin Functions.

**Table 1.5 Pin Functions (1)**

Signal Name	Pin Name	I/O Type	Description
Power supply input	VCC1, VCC2, VSS	I	Apply 4.2 to 5.5 V (T/V-ver.), 3.0 to 5.5 V (Normal-ver.) to the VCC1 and VCC2 pins and 0 V to the VSS pin. The VCC apply condition is that VCC2 = VCC1 <sup>(1)</sup> .
Analog power supply input	AVCC, AVSS	I	Applies the power supply for the A/D converter. Connect the AVCC pin to VCC1. Connect the AVSS pin to VSS.
Reset input	RESET	I	The MCU is in a reset state when applying "L" to the this pin.
CNVSS	CNVSS	I	Switches processor mode. Connect this pin to VSS to when after a reset to start up in single-chip mode. Connect this pin to VCC1 to start up in microprocessor mode.
External data bus width select input	BYTE	I	Switches the data bus in external memory space. The data bus is 16-bit long when the this pin is held "L" and 8-bit long when the this pin is held "H". Set it to either one. Connect this pin to VSS when single-chip mode.
Bus control pins	D0 to D7	I/O	Inputs and outputs data (D0 to D7) when these pins are set as the separate bus.
	D8 to D15	I/O	Inputs and outputs data (D8 to D15) when external 16-bit data bus is set as the separate bus.
	A0 to A19	O	Output address bits (A0 to A19).
	A0/D0 to A7/D7	I/O	Input and output data (D0 to D7) and output address bits (A0 to A7) by time-sharing when external 8-bit data bus are set as the multiplexed bus.
	A1/D0 to A8/D7	I/O	Input and output data (D0 to D7) and output address bits (A1 to A8) by time-sharing when external 16-bit data bus are set as the multiplexed bus.
	CS0 to CS3	O	Output CS0 to CS3 signals. CS0 to CS3 are chip-select signals to specify an external space.
	WRL/WR WRH/BHE RD	O	Output WRL, WRH, (WR, BHE), RD signals. WRL and WRH or BHE, and RD can be switched by program. • WRL, WRH, and RD are selected The WRL signal becomes "L" by writing data to an even address in an external memory space. The WRH signal becomes "L" by writing data to an odd address in an external memory space. The RD pin signal becomes "L" by reading data in an external memory space. • WR, BHE, and RD are selected The WR signal becomes "L" by writing data in an external memory space. The RD signal becomes "L" by reading data in an external memory space. The BHE signal becomes "L" by accessing an odd address. Select WR, BHE, and RD for an external 8-bit data bus.
	ALE	O	ALE is a signal to latch the address.
	HOLD	I	While the HOLD pin is held "L", the MCU is placed in a hold state.
	HLDA	O	In a hold state, HLDA outputs a "L" signal.
	RDY	I	While applying a "L" signal to the RDY pin, the MCU is placed in a wait state.

I: Input

O: Output

I/O: Input/Output

**NOTE:**

1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.

**Table 1.7 Pin Functions (3)**

Signal Name	Pin Name	I/O Type	Description
I/O port	P0_0 to P0_7 P1_0 to P1_7 P2_0 to P2_7 P3_0 to P3_7 P4_0 to P4_7 P5_0 to P5_7 P6_0 to P6_7 P7_0 to P7_7 P8_0 to P8_4 P8_6, P8_7 P9_0 to P9_7 P10_0 to P10_7	I/O	8-bit I/O ports in CMOS, having a direction register to select an input or output.  Each pin is set as an input port or output port. An input port can be set for a pull-up or for no pull-up in 4-bit unit by program.  (however, P7_1 and P9_1 for the N-channel open drain output.)
Input port	P8_5	I	Input pin for the NMI interrupt. Pin states can be read by the P8_5 bit in the P8 register.

I: Input

O: Output

I/O: Input/Output

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two register banks.




Figure 2.1 CPU Registers

### 2.1 Data Registers (R0, R1, R2, and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

### 2.2 Address Registers (A0 and A1)

The A0 register consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, A1 and A0 can be combined for use as a 32-bit address register (A1A0).

**Table 4.3 SFR Information (3)**

Address	Register	Symbol	After Reset
0080h	CAN0 Message Box 2: Identifier / DLC		XXh
0081h			XXh
0082h			XXh
0083h			XXh
0084h			XXh
0085h			XXh
0086h			XXh
0087h			XXh
0088h			XXh
0089h	CAN0 Message Box 2: Data Field		XXh
008Ah			XXh
008Bh			XXh
008Ch			XXh
008Dh			XXh
008Eh	CAN0 Message Box 2: Time Stamp		XXh
008Fh			XXh
0090h	CAN0 Message Box 3: Identifier / DLC		XXh
0091h			XXh
0092h			XXh
0093h			XXh
0094h			XXh
0095h			XXh
0096h	CAN0 Message Box 3: Data Field		XXh
0097h			XXh
0098h			XXh
0099h			XXh
009Ah			XXh
009Bh			XXh
009Ch			XXh
009Dh			XXh
009Eh	CAN0 Message Box 3: Time Stamp		XXh
009Fh			XXh
00A0h	CAN0 Message Box 4: Identifier / DLC		XXh
00A1h			XXh
00A2h			XXh
00A3h			XXh
00A4h			XXh
00A5h			XXh
00A6h	CAN0 Message Box 4: Data Field		XXh
00A7h			XXh
00A8h			XXh
00A9h			XXh
00AAh			XXh
00ABh			XXh
00ACh			XXh
00ADh			XXh
00AEh	CAN0 Message Box 4: Time Stamp		XXh
00AFh			XXh
00B0h	CAN0 Message Box 5: Identifier / DLC		XXh
00B1h			XXh
00B2h			XXh
00B3h			XXh
00B4h			XXh
00B5h			XXh
00B6h	CAN0 Message Box 5: Data Field		XXh
00B7h			XXh
00B8h			XXh
00B9h			XXh
00BAh			XXh
00BBh			XXh
00BCh			XXh
00BDh			XXh
00BEh	CAN0 Message Box 5: Time Stamp		XXh
00BFh			XXh

X: Undefined

**Table 4.6 SFR Information (6) <sup>(1)</sup>**

Address	Register	Symbol	After Reset
0140h	CAN0 Message Box 14: Identifier /DLC		XXh
0141h			XXh
0142h			XXh
0143h			XXh
0144h			XXh
0145h			XXh
0146h			XXh
0147h			XXh
0148h			XXh
0149h	CAN0 Message Box 14: Data Field		XXh
014Ah			XXh
014Bh			XXh
014Ch			XXh
014Dh			XXh
014Eh	CAN0 Message Box 14: Time Stamp		XXh
014Fh			XXh
0150h			XXh
0151h			XXh
0152h	CAN0 Message Box 15: Identifier /DLC		XXh
0153h			XXh
0154h			XXh
0155h			XXh
0156h			XXh
0157h			XXh
0158h			XXh
0159h	CAN0 Message Box 15: Data Field		XXh
015Ah			XXh
015Bh			XXh
015Ch			XXh
015Dh			XXh
015Eh	CAN0 Message Box 15: Time Stamp		XXh
015Fh			XXh
0160h			XXh
0161h			XXh
0162h	CAN0 Global Mask Register	COGMR	XXh
0163h			XXh
0164h			XXh
0165h			XXh
0166h			XXh
0167h			XXh
0168h	CAN0 Local Mask A Register	COLMAR	XXh
0169h			XXh
016Ah			XXh
016Bh			XXh
016Ch			XXh
016Dh			XXh
016Eh			XXh
016Fh	CAN0 Local Mask B Register	COLMBR	XXh
0170h			XXh
0171h			XXh
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			

X: Undefined

## NOTE:

- Blank spaces are reserved. No access is allowed.

**Table 4.8 SFR Information (8) <sup>(1)</sup>**

Address	Register	Symbol	After Reset
01C0h	Timer B3, B4, B5 Count Start Flag	TBSR	000XXXXXb
01C1h			
01C2h	Timer A1-1 Register	TA11	XXh
01C3h			XXh
01C4h	Timer A2-1 Register	TA21	XXh
01C5h			XXh
01C6h	Timer A4-1 Register	TA41	XXh
01C7h			XXh
01C8h	Three-Phase PWM Control Register 0	INVC0	00h
01C9h	Three-Phase PWM Control Register 1	INVC1	00h
01CAh	Three-Phase Output Buffer Register 0	IDB0	0011111b
01CBh	Three-Phase Output Buffer Register 1	IDB1	0011111b
01CCh	Dead Time Timer	DTT	XXh
01CDh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XXh
01CEh			
01CFh			
01D0h	Timer B3 Register	TB3	XXh
01D1h			XXh
01D2h	Timer B4 Register	TB4	XXh
01D3h			XXh
01D4h	Timer B5 Register	TB5	XXh
01D5h			XXh
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh	Timer B3 Mode Register	TB3MR	00XX0000b
01DCh	Timer B4 Mode Register	TB4MR	00XX0000b
01DDh	Timer B5 Mode Register	TB5MR	00XX0000b
01DEh	Interrupt Source Select Register 0	IFSR0	00XXX000b
01DFh	Interrupt Source Select Register 1	IFSR1	00h
01E0h	SI/O3 Transmit/Receive Register	S3TRR	XXh
01E1h			
01E2h	SI/O3 Control Register	S3C	01000000b
01E3h	SI/O3 Bit Rate Register	S3BRG	XXh
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh	UART0 Special Mode Register 4	U0SMR4	00h
01EDh	UART0 Special Mode Register 3	U0SMR3	000X0X0Xb
01EEh	UART0 Special Mode Register 2	U0SMR2	X0000000b
01EFh	UART0 Special Mode Register	U0SMR	X0000000b
01F0h	UART1 Special Mode Register 4	U1SMR4	00h
01F1h	UART1 Special Mode Register 3	U1SMR3	000X0X0Xb
01F2h	UART1 Special Mode Register 2	U1SMR2	X0000000b
01F3h	UART1 Special Mode Register	U1SMR	X0000000b
01F4h	UART2 Special Mode Register 4	U2SMR4	00h
01F5h	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
01F6h	UART2 Special Mode Register 2	U2SMR2	X0000000b
01F7h	UART2 Special Mode Register	U2SMR	X0000000b
01F8h	UART2 Transmit/Receive Mode Register	U2MR	00h
01F9h	UART2 Bit Rate Register	U2BRG	XXh
01FAh	UART2 Transmit Buffer Register	U2TB	XXh
01FBh			XXh
01FCCh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
01FDh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
01FEh			XXh
01FFh	UART2 Receive Buffer Register	U2RB	XXh

X: Undefined

## NOTE:

- Blank spaces are reserved. No access is allowed.

**Table 4.10 SFR Information (10) <sup>(1)</sup>**

Address	Register	Symbol	After Reset
0240h			
0241h			
0242h	CAN0 Acceptance Filter Support Register	C0AFS	XXh
0243h			XXh
0244h	CAN1 Acceptance Filter Support Register	C1AFS	XXh
0245h			XXh
0246h			
0247h			
0248h			
0249h			
024Ah			
024Bh			
024Ch			
024Dh			
024Eh			
024Fh			
0250h			
0251h			
0252h			
0253h			
0254h			
0255h			
0256h			
0257h			
0258h			
0259h			
025Ah			
025Bh			
025Ch			
025Dh			
025Eh	Peripheral Clock Select Register	PCLKR	00h
025Fh	CAN0/1 Clock Select Register	CCLKR	00h
0260h			XXh
0261h			XXh
0262h	CAN1 Message Box 0: Identifier / DLC		XXh
0263h			XXh
0264h			XXh
0265h			XXh
0266h			XXh
0267h			XXh
0268h			XXh
0269h	CAN1 Message Box 0: Data Field		XXh
026Ah			XXh
026Bh			XXh
026Ch			XXh
026Dh			XXh
026Eh	CAN1 Message Box 0:Time Stamp		XXh
026Fh			XXh
0270h			XXh
0271h			XXh
0272h	CAN1 Message Box 1: Identifier / DLC		XXh
0273h			XXh
0274h			XXh
0275h			XXh
0276h			XXh
0277h			XXh
0278h			XXh
0279h			XXh
027Ah	CAN1 Message Box 1: Data Field		XXh
027Bh			XXh
027Ch			XXh
027Dh			XXh
027Eh	CAN1 Message Box 1:Time Stamp		XXh
027Fh			XXh

X: Undefined

## NOTE:

- Blank spaces are reserved. No access is allowed.

**Table 4.16 SFR Information (16) <sup>(2)</sup>**

Address	Register	Symbol	After Reset
03C0h	A/D Register 0	AD0	XXh
03C1h			XXh
03C2h	A/D Register 1	AD1	XXh
03C3h			XXh
03C4h	A/D Register 2	AD2	XXh
03C5h			XXh
03C6h	A/D Register 3	AD3	XXh
03C7h			XXh
03C8h	A/D Register 4	AD4	XXh
03C9h			XXh
03CAh	A/D Register 5	AD5	XXh
03CBh			XXh
03CCh	A/D Register 6	AD6	XXh
03CDh			XXh
03CEh	A/D Register 7	AD7	XXh
03CFh			XXh
03D0h			
03D1h			
03D2h			
03D3h			
03D4h	A/D Control Register 2	ADCON2	00h
03D5h			
03D6h	A/D Control Register 0	ADCON0	00000XXXb
03D7h	A/D Control Register 1	ADCON1	00h
03D8h	D/A Register 0	DA0	00h
03D9h			
03DAh	D/A Register 1	DA1	00h
03DBh			
03DCh	D/A Control Register	DACON	00h
03DDh			
03DEh			
03DFh			
03E0h	Port P0 Register	P0	XXh
03E1h	Port P1 Register	P1	XXh
03E2h	Port P0 Direction Register	PD0	00h
03E3h	Port P1 Direction Register	PD1	00h
03E4h	Port P2 Register	P2	XXh
03E5h	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h	Port P9 Register	P9	XXh
03F2h	Port P8 Direction Register	PD8	00X00000b
03F3h	Port P9 Direction Register	PD9	00h
03F4h	Port P10 Register	P10	XXh
03F5h			
03F6h	Port P10 Direction Register	PD10	00h
03F7h			
03F8h			
03F9h			
03FAh			
03FBh			
03FCh	Pull-up Control Register 0	PUR0	00h
03FDh	Pull-up Control Register 1	PUR1	00000000b <sup>(1)</sup> 00000010b
03FEh	Pull-up Control Register 2	PUR2	00h
03FFh	Port Control Register	PCR	00h

X: Undefined

## NOTES:

1. At hardware reset, the register is as follows:

- 00000000b where "L" is input to the CNVSS pin
- 00000010b where "H" is input to the CNVSS pin

At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:

- 00000000b where bits PM01 to PM00 in the PM0 register are 00b (single-chip mode)
- 00000010b where bits PM01 to PM00 in the PM0 register are 01b (memory expansion mode) or 11b (microprocessor mode)

2. Blank spaces are reserved. No access is allowed.

## 5. Electrical Characteristics

### 5.1 Electrical Characteristics (T/V-ver.)

**Table 5.1 Absolute Maximum Ratings**

Symbol	Parameter		Condition	Rated Value	Unit
V <sub>CC</sub>	Supply voltage (V <sub>CC1</sub> = V <sub>CC2</sub> )		V <sub>CC</sub> = AV <sub>CC</sub>	-0.3 to 6.5	V
A <sub>V<sub>CC</sub></sub>	Analog supply voltage		V <sub>CC</sub> = AV <sub>CC</sub>	-0.3 to 6.5	V
V <sub>I</sub>	Input voltage	RESET, CNVSS, BYTE, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, VREF, XIN		-0.3 to V <sub>CC</sub> +0.3	V
		P7_1, P9_1		-0.3 to 6.5	V
V <sub>O</sub>	Output voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, XOUT		-0.3 to V <sub>CC</sub> +0.3	V
		P7_1, P9_1		-0.3 to 6.5	V
P <sub>d</sub>	Power dissipation		T <sub>opr</sub> = 25°C	700	mW
T <sub>opr</sub>	Operating ambient temperature	During MCU operation		T version: -40 to 85 V version: -40 to 125 (option)	°C
		During flash memory program and erase operation		0 to 60	
T <sub>stg</sub>	Storage temperature			-65 to 150	°C

option: All options are on request basis.

**Table 5.2 Recommended Operating Conditions (1) <sup>(1)</sup>**

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
V <sub>CC</sub>	Supply voltage (V <sub>CC1</sub> = V <sub>CC2</sub> )	4.2	5.0	5.5	V
A <sub>VCC</sub>	Analog supply voltage		V <sub>CC</sub>		V
V <sub>SS</sub>	Supply voltage		0		V
A <sub>VSS</sub>	Analog supply voltage		0		V
V <sub>IH</sub>	HIGH input voltage	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, XIN, RESET, CNVSS, BYTE	0.8 V <sub>CC</sub>		V <sub>CC</sub> V
		P7_1, P9_1	0.8 V <sub>CC</sub>	6.5	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (During single-chip mode)	0.8 V <sub>CC</sub>		V <sub>CC</sub> V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (Data input during memory expansion and microprocessor modes)	0.5 V <sub>CC</sub>		V <sub>CC</sub> V
V <sub>IL</sub>	LOW input voltage	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, XIN, RESET, CNVSS, BYTE	0		0.2 V <sub>CC</sub> V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (During single-chip mode)	0		0.2 V <sub>CC</sub> V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (Data input during memory expansion and microprocessor modes)	0		0.16 V <sub>CC</sub> V
I <sub>OH(peak)</sub>	HIGH peak output current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7			-10.0 mA
I <sub>OH(avg)</sub>	HIGH average output current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7			-5.0 mA
I <sub>OL(peak)</sub>	LOW peak output current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			10.0 mA
I <sub>OL(avg)</sub>	LOW average output current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7			5.0 mA

## NOTES:

1. Referenced to V<sub>CC</sub> = 4.2 to 5.5 V at T<sub>opr</sub> = -40 to 85°C unless otherwise specified.
2. Average output current values during 100 ms period.
3. The total I<sub>OL(peak)</sub> for ports P0, P1, P2, P8\_6, P8\_7, P9, and P10 must be 80 mA max.  
The total I<sub>OL(peak)</sub> for ports P3, P4, P5, P6, P7, and P8\_0 to P8\_4 must be 80 mA max.  
The total I<sub>OH(peak)</sub> for ports P0, P1, and P2 must be -40 mA max.  
The total I<sub>OH(peak)</sub> for ports P3, P4, and P5 must be -40 mA max.  
The total I<sub>OH(peak)</sub> for ports P6, P7, and P8\_0 to P8\_4 must be -40 mA max.  
The total I<sub>OH(peak)</sub> for ports P8\_6, P8\_7, P9, and P10 must be -40 mA max.

**Table 5.4 Electrical Characteristics (1) <sup>(1)</sup>**

Symbol	Parameter	Measuring Condition	Standard			Unit	
			Min.	Typ.	Max.		
V <sub>OH</sub>	HIGH output voltage P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7	I <sub>OH</sub> = -5 mA	V <sub>CC</sub> -2.0		V <sub>CC</sub>	V	
V <sub>OH</sub>	HIGH output voltage P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7	I <sub>OH</sub> = -200 µA	V <sub>CC</sub> -0.3		V <sub>CC</sub>	V	
V <sub>OH</sub>	HIGH output voltage	XOUT HIGHPOWER	I <sub>OH</sub> = -1 mA	3.0		V <sub>CC</sub>	
		LOWPOWER	I <sub>OH</sub> = -0.5 mA	3.0		V <sub>CC</sub>	
V <sub>OL</sub>	HIGH output voltage	XCOUP HIGHPOWER	With no load applied		2.5		
		LOWPOWER	With no load applied		1.6		
V <sub>OL</sub>	LOW output voltage P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7	I <sub>OL</sub> = 5 mA			2.0	V	
V <sub>OL</sub>	LOW output voltage P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7	I <sub>OL</sub> = 200 µA			0.45	V	
V <sub>OL</sub>	LOW output voltage	XOUT HIGHPOWER	I <sub>OL</sub> = 1 mA		2.0		
		LOWPOWER	I <sub>OL</sub> = 0.5 mA		2.0		
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	XCOUP HIGHPOWER	With no load applied		0		
		LOWPOWER	With no load applied		0		
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INT0 to INT5, NMI, ADTRG, CTS0 to CTS2, SCL0 to SCL2, SDA0 to SDA2, CLK0 to CLK3, TA0OUT to TA4OUT, KI0 to KI3, RXD0 to RXD2, SIN3		0.2		1.0	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	RESET		0.2		2.5	V
I <sub>IH</sub>	HIGH input current P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, XIN, RESET, CNVSS, BYTE	V <sub>I</sub> = 5 V			5.0	µA	
I <sub>IL</sub>	LOW input current P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, XIN, RESET, CNVSS, BYTE	V <sub>I</sub> = 0 V			-5.0	µA	
R <sub>PULLUP</sub>	Pull-up resistance P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7	V <sub>I</sub> = 0 V	30	50	170	kΩ	
R <sub>FXIN</sub>	Feedback resistance XIN				1.5	MΩ	
R <sub>FXCIN</sub>	Feedback resistance XCIN				15	MΩ	
V <sub>RAM</sub>	RAM retention voltage	At stop mode	2.0			V	

NOTES:

1. Referenced to VCC = 4.2 to 5.5 V, VSS = 0 V at Topr = -40 to 85°C, f(BCLK) = 20 MHz unless otherwise specified.

**Timing Requirements****VCC = 5 V****(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)****Table 5.9 External Clock Input (XIN Input)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub>	External clock input cycle time	62.5		ns
t <sub>w(H)</sub>	External clock input HIGH pulse width	25		ns
t <sub>w(L)</sub>	External clock input LOW pulse width	25		ns
t <sub>r</sub>	External clock rise time		15	ns
t <sub>f</sub>	External clock fall time		15	ns

**Table 5.10 Memory Expansion Mode and Microprocessor Mode**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>ac1(RD-DB)</sub>	Data input access time (for setting with no wait)		(NOTE 1)	ns
t <sub>ac2(RD-DB)</sub>	Data input access time (for setting with wait)		(NOTE 2)	ns
t <sub>ac3(RD-DB)</sub>	Data input access time (when accessing multiplexed bus area)		(NOTE 3)	ns
t <sub>su(DB-RD)</sub>	Data input setup time	40		ns
t <sub>su(RDY-BCLK)</sub>	RDY input setup time	30		ns
t <sub>su(HOLD-BCLK)</sub>	HOLD input setup time	40		ns
t <sub>h(RD-DB)</sub>	Data input hold time	0		ns
t <sub>h(BCLK-RDY)</sub>	RDY input hold time	0		ns
t <sub>h(BCLK-HOLD)</sub>	HOLD input hold time	0		ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 45 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 45 \text{ [ns]} \quad n \text{ is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 45 \text{ [ns]} \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$





Figure 5.3 Timing Diagram (1)

**Figure 5.8 Timing Diagram (6)**

**Switching Characteristics****VCC = 5 V****(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)****Table 5.49 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting and external area access)**

Symbol	Parameter	Measuring Condition	Standard		Unit
			Min.	Max.	
$t_d(BCLK-AD)$	Address output delay time	Figure 5.12		25	ns
$t_h(BCLK-AD)$	Address output hold time (in relation to BCLK)		4		ns
$t_h(RD-AD)$	Address output hold time (in relation to RD)		0		ns
$t_h(WR-AD)$	Address output hold time (in relation to WR)		(NOTE 1)		ns
$t_d(BCLK-CS)$	Chip select output delay time			25	ns
$t_h(BCLK-CS)$	Chip select output hold time (in relation to BCLK)		4		ns
$t_d(BCLK-ALE)$	ALE signal output delay time			15	ns
$t_h(BCLK-ALE)$	ALE signal output hold time		-4		ns
$t_d(BCLK-RD)$	RD signal output delay time			25	ns
$t_h(BCLK-RD)$	RD signal output hold time		0		ns
$t_d(BCLK-WR)$	WR signal output delay time			25	ns
$t_h(BCLK-WR)$	WR signal output hold time		0		ns
$t_d(BCLK-DB)$	Data output delay time (in relation to BCLK)			40	ns
$t_h(BCLK-DB)$	Data output hold time (in relation to BCLK) <sup>(3)</sup>		4		ns
$t_d(DB-WR)$	Data output delay time (in relation to WR)		(NOTE 2)		ns
$t_h(WR-DB)$	Data output hold time (in relation to WR) <sup>(3)</sup>		(NOTE 1)		ns
$t_d(BCLK-HLDA)$	HLDA output delay time			40	ns

NOTES:

- Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 \text{ [ns]}$$

- Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(BCLK)} - 40 \text{ [ns]} \quad \begin{array}{l} n \text{ is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting.} \\ \text{When } n = 1, f(BCLK) \text{ is 12.5 MHz or less.} \end{array}$$

- This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = - CR \times \ln(1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2 \text{ V}_{CC}$ ,  $C = 30 \text{ pF}$ ,



$R = 1 \text{ k}\Omega$ , hold time of output "L" level is

$$t = - 30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2 \text{ V}_{CC} / \text{V}_{CC}) = 6.7 \text{ ns.}$$



## Memory Expansion Mode and Microprocessor Mode

(For 1-wait setting and external area access)

**VCC = 5 V****Read timing****Write timing**

$$t_{Cyc} = \frac{1}{f(BCLK)}$$

Measuring conditions :


- $VCC = 5 V$
- Input timing voltage :  $V_{IL} = 0.8 V$ ,  $V_{IH} = 2.0 V$
- Output timing voltage :  $V_{OL} = 0.4 V$ ,  $V_{OH} = 2.4 V$

**Figure 5.16 Timing Diagram (4)**


## Memory Expansion Mode and Microprocessor Mode (For setting with no wait)

**VCC = 3.3 V**

### Read timing



### Write timing



$$t_{cyc} = \frac{1}{f(BCLK)}$$

Measuring conditions :

- VCC = 3.3 V
- Input timing voltage : VIL = 0.6 V, VIH = 2.7 V
- Output timing voltage : VOL = 1.65 V, VOH = 1.65 V

**Figure 5.24 Timing Diagram (3)**