

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Obsolete
Core Processor	nX-1116/100
Core Size	16-Bit
Speed	8.4MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	31
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 16
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/rohm-semi/ml620q153a-nnntbzwbx

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- General-purpose ports (including secondary functions)
 - Input-only ports

	Input-only ports (including multiple					
Product	functions)					
Floduct	When not using the	When using the				
	crystal resonator	crystal resonator				
ML620Q151A/ML620Q152A/ML620Q153A	6ch	5ch				
ML620Q154A/ML620Q155A/ML620Q156A	7ch	6ch				
ML620Q157A/ML620Q158A/ML620Q159A	7ch	6ch				

- Output-only ports : 4ch
- Input/output ports

	Input/output ports	(including multiple				
Product	functions)					
Floddet	When not using the	When using the				
	crystal resonator	crystal resonator				
ML620Q151A/ML620Q152A/ML620Q153A	31ch	30ch				
ML620Q154A/ML620Q155A/ML620Q156A	34ch	33ch				
ML620Q157A/ML620Q158A/ML620Q159A	46ch	45ch				

- Reset
 - Reset through the RESET_N pin
 - Power-on reset generation when powered on
 - Reset by the watchdog timer (WDT) overflow
 - Reset by the Low Level Detector (LLD)
- Low Level detect function
 - Threshold voltages: 4values (1.9V/2.55V/3.7V/4.2V) A threshold voltage is selected as Code-Option.
 - LLD is a ready as a supply-voltage supervisory reset.
 Reset or an interrupt output is selectable as Code-Option.
- Clock
 - Low-speed clock (This LSI can not guarantee the operation without low-speed clock) Crystal oscillation (32.768 kHz) or Built-in RC oscillation (32.768kHz) Crystal oscillation or Built-in RC oscillation is selectable as Code-Option.
 - High-speed clock
 Built-in RC oscillation (2.097MHz) or Built-in PLL oscillation (8.192MHz)
- Power management
 - HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
 - STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
 - Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock)
 - Block control function: Operation of an intact functional block circuit is powerd down. (register reset and clock stop)

• Package

Product	Package
ML620Q151A/ML620Q152A/ML620Q153A	48pinTQFP (P-TQFP48-0707-0.50-QK)
ML620Q154A/ML620Q155A/ML620Q156A	52pinTQFP (P-TQFP52-1010-0.65-TK)
ML620Q157A/ML620Q158A/ML620Q159A	64pinQFP (P-QFP64-1414-0.80-UK)

- Guaranteed operating range
 - Operating temperature: -40° C to $+105^{\circ}$ C
 - Operating voltage: $V_{DD} = 1.8V$ to 5.5V

The difference point of this LSI is shown below.

f	function	ML620Q151A/152A/153A	ML620Q154A/155A/156A	ML620Q157A/158A/159A	
S	bhipment	48pinTQFP	52pinTQFP	64pinQFP	
flas (pro	h capacity gram area)	32Kbyte(ML620Q151A) 48Kbyte(ML620Q152A) 52Kbyte(ML620Q153A)	32Kbyte(ML620Q154A) 48Kbyte(ML620Q155A) 52Kbyte(ML620Q156A)	32Kbyte(ML620Q157A) 48Kbyte(ML620Q158A) 52Kbyte(ML620Q159A)	
maska	able interrupt	27	28	28	
Inpu (At the case	ut-only port of crystal unused)	6	7	7	
	P05 port	-	Available	Available	
Input (At the case	Input/output port 31		34	46	
	P36,P53,P64 ports	_	Available	Available	
	P37 port	_	_	Available	
	P50~P52 ports	_	_	Available	
	P65~P67 ports	-	-	Available	
	P70~P74 ports	_	_	Available	

- :none

Block Diagram of ML620Q157A/ML620Q158A/ML620Q159A(QFP64)



*³ Cannot be used as I/O port when connecting the uEASE(On-chip debug emualtor)

Figure 1-3 Block Diagram of ML620Q157A/ML620Q158A/ML620Q159A(QFP64)

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

PIN CONFIGURATION

ML620Q151A/ML620Q152A/ML620Q153A TQFP48 package product



Figure 1-4 Pin Layout of ML620Q151A/ML620Q152A/ML620Q153A TQFP48 Package



FEDL620Q150A-01





Figure 1-6 Pin Layout of ML620Q157A/ML620Q158A/ML620Q159A QFP64 Package

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

48	52	64	Primary function			Primary function Secondary function Tertiary function			Quaternary function					
Pin No.	Pin No.	Pin No.	Pin	I/O	Description	Pin	I/O	De-	Pin	I/O	De-	Pin	I/O	De-
			name		ADC input	name		scription	name		scription	name		scription
11	11	11	P34/ AIN4/	I/O	Input/output port / Successive approximation type ADC input	_			PWM4	0	PWM4 output	_	_	
12	12	12	P35/ AIN5/	I/O	Input/output port / Successive approximation type ADC input	_	_		PWM5	0	PWM5 output	_	_	
	13	13	P36	I/O	Input/output port	LSCLK	ο	Low-spe ed clock output	_	_	_	—	_	—
	_	14	P37	I/O	Input/output port	OUTCLK	ο	Low-spe ed clock output	_	—	—	—		—
13	14	17	P40/ CMP0M	I/O	Input/output port / Comparator0 inverting input	SDA	I/O	I ² C data input/ou tput	SIN0	I	SSIO0 data input		_	—
14	15	18	P41/ CMP0P	I/O	Input/output port / Comparator0 non-inverting input	SCL	I/O	I ² C clock input/ou tput	SCK0	I/O	SSIO0 synchron ous clock input/out put	_	_	_
15	16	19	P42/ AIN6	I/O	Input/output port / Successive approximation type ADC input	RXD0	I	UART0 data input	SOUT0	0	SSIO0 data output	_	_	_
16	17	20	P43/ AIN7	I/O	Input/output port / Successive approximation type ADC input	TXD0	0	UART0 data output	PWM4	0	PWM4 output	TXD1	0	UART1 data output
17	18	21	P44/ T0P4CK/ AIN8	I/O	Input/output port / PWM4 external clock input/ Successive approximation type ADC input	_	_		SIN0	I	SSIO0 data input	_	_	
18	19	22	P45/ T1P5CK/ AIN9	I/O	Input/output port / PWM5 external clock input/ Successive approximation type ADC input	_			SCK0	I/O	SSIO0 synchron ous clock input/out put	_	_	
19	20	23	P46/ T16CK0/ AIN10	I/O	Input/output port / Timer8,A / PWM6 external clock input / Successive approximation type ADC input	_			SOUTO	0	SSIO0 data output	_		_
20	21	24	P47/ T16CK1/ AIN11	I/O	Input/output port / Timer9,B / PWM7 external clock input / Successive approximation type ADC input				PWM5	0	PWM5 output			_
	—	25	P50	I/O	Input/output port	SDA	I/O	I ² C data input/ou tput	SIN0	I	SSIO0 data input			
_	_	26	P51	I/O	Input/output port	SCL	I/O	I ² C clock input/ou tput	SCK0	I/O	SSIO0 synchron ous clock input/out put			
_		27	P52	I/O	Input/output port	RXD1	I	UART1 data input	SOUT0	0	SSIO0 data output			

FEDL620Q150A-01

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

48	52	64	4 Primary function Secondary function Tertiary		ary function Quaternary function			function						
Pin No.	Pin No.	Pin No.	Pin name	I/O	Description	Pin name	I/O	De- scription	Pin name	I/O	De- scription	Pin name	I/O	De- scription
								input			input			
34	37	46	P85	I/O	Input/output port	TXD1	0	UART1 data output	SCK0	I/O	SSIO0 synchron ous clock input/out put	_	_	
35	38	47	P86	I/O	Input/output port	RXD0	I	UART0 data input	SOUT0	0	SSIO0 data output		_	
36	39	48	P87	I/O	Input/output port	TXD0	0	UART0 data output	PWM4	0	PWM4 output	_		_

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

PIN DESCRIPTION

			Primary/	
Din nome	1/0	Description	Secondary/	Lagia
Pin name	1/0	Description	Tertiary/	Logic
			Quaternary	
Power supply				
V _{SS}	—	Negative power supply pin	_	—
V _{DD}	—	Positive power supply pin	_	—
V _{DDL}	—	Positive power supply pin for internal logic (internally generated). Connect		
		capacitors (C _L) (see Measuring Circuit 1) between this pin and V_{SS} .		
Test				
TEST0	Ι	Input/output pin for testing.	_	Positive
TEST1_N	Ι	Input/output pin for testing. This pin has a pull-up resistor built in.	_	Negative
System				
RESET_N	I	Reset input pin. When this pin is set to a "L" level, the device is placed in system		
		reset mode and the internal circuit is initialized. If after that this pin is set to a "H"	—	Negative
		level, program execution starts. This pin has a pull-up resistor built in.		
XT0	I	Crystal connection pin for low-speed clock. A 32.768 kHz crystal oscillator (see	_	—
XT1	0	neasuring circuit 1) is connected to this pin. Capacitors CDL and CGL are		_
I SCI K*	0	I ow-speed clock output. This function is allocated to the secondary function of the	Secondary	
	Ŭ	P20/P36/P65 pin.	coornaary	
OUTCLK*	0	High-speed clock output. This function is allocated to the secondary function of	Secondary	_
-		the P21/P37/P66 pin.		
General-purpo	se inp	ut port		
P00 to P05*	Ι	General-purpose input or output ports.		
P12	Ι		Primary	Positivo
P13	I/O		Trincity	1 0511100
P14	Ι			
General-purpo	se ou	tput port		
P20 to P23	0	General-purpose output ports. Provided with a secondary or tertiary or quaternary	Secondary/	Positive
		function for each port. Cannot be used as ports if their secondary functions or	Tertiary/	
		tertiary or quaternary are used.	Quaternary	
General-purpo	se inp	ut/output port		-
P30 to P37*	I/O	General-purpose output ports. Provided with a secondary or tertiary or quaternary	Secondary/	Positive
P40 to P47		function for each port. Cannot be used as ports if their secondary functions or	Tertiary/	
P50 to P57*		tertiary or quaternary are used.	Quaternary	
P60 to P67*				
P70 to P74*				
P80 to P87]			

*: ML620Q15XA have a different pin configuration for each package. See "LIST OF PINS" for more details.

ſ				Primary/	
	Pin name	I/O	Description	Secondary/	Logic
				Tertiary/	

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

			Quaternary	
UART				
TXD0*	0	UART0 data output pin. Allocated to the secondary function of the P43, P55 , P87 and the fourthly function of the P73.		Positive
RXD0*	I	UART0 data input pin. Allocated to the secondary function of the P02, P42, P54 and P86.	Secondary	Positive
TXD1*	0	UART1 data output pin. Allocated to the secondary function of the P53, P73, P85, and the fourthly function of the P43, P55.	Secondary Quaternary	Positive
RXD1*	I	UART1 data input pin. Allocated to the secondary function of the P03, P52, P72 and P84.	Secondary	Positive
I ² C bus interfa	се			
SDA*	I/O	I ² C data input/output pin. This pin is used as the secondary function of the P40, P50, P60 and P80. This pin has an NMOS open drain output. When using this pin as a function of the I ² C, externally connect a pull-up resistor.	Secondary	Positive
SCL*	I/O	I ² C clock output pin. This pin is used as the secondary function of the P41, P51, P61 and P81. This pin has an NMOS open drain output. When using this pin as a function of the I ² C, externally connect a pull-up resistor.	Secondary	Positive
Synchronous s	serial ((SSIO)		
SIN0*	I	Synchronous serial data input pin. Allocated to the tertiary function of the P40, P44, P50, P55, P72, P80 and P84.	Tertiary	Positive
SCK0*	I/O	Synchronous serial clock input/output pin. Allocated to the tertiary function of the P41, P45, P51, P56, P73, P81 and P85.	Tertiary	—
SOUT0*	ο	Synchronous serial data output pin. Allocated to the tertiary function of the P42, P46, P52, P57, P74, P82 and P86.	Tertiary	Positive
PWM				
PWM4*	ο	PWM4 output pin. Allocated to the tertiary function of the P34, P43, P64 and P87.	Tertiary	Positive
PWM5*	0	PWM5 output pin. Allocated to the tertiary function of the P35, P47, P65 and P83.	Tertiary	Positive
PWM6*	0	PWM6 output pin. Allocated to the tertiary function of the P53, P66, P70 and fourthly function of the P22 and P60.	Tertiary Quaternary	Positive
PWM7*	0	PWM7 output pin. Allocated to the tertiary function of the P71 and fourthly function of the P23, P57, and P61.	Tertiary Quaternary	Positive
PW45EV0 PW45EV1	45EV0 45EV1 I Control start /stop/clear for PWM4 and PWM5. Allocated to the primary function of the P00, P30, P32 and P62.		Primary	_
PW67EV0 PW67EV1	TEV0 I Control start /stop/clear pin for PWM6 and PWM7. Allocated to the primary function of the P01, P31, P33, and P63.		Primary	_
T0P4CK	I External clock input pin for timer 0 and PWM4. Allocated to the primary function of the P44 pin.		Primary	_
T1P5CK	I	External clock input pin for timer 1 and PWM5. Allocated to the primary function of the P45 pin.	Primary	_

*: ML620Q15XA have a different pin configuration for each package. See "LIST OF PINS" for more details.

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

Pin name	I/O	Description		Logic				
External interrupt								
EXI0 ~ 7*	 7* External maskable interrupt input pins. The interrupt is enabled and interrupt edge is selectable by the software for each bit. Allocated to the primary function of the P00 to P05 and P30 to P31. 		Primary	Positive/ Negative				
Timer								
T16CK0	I	External clock input pin for 16bit timer 8, timer A and PWM6. Allocated to the primary function of the P46 pin.	Primary	_				
T16CK1	Ι	External clock input pin for 16bit timer 9, timer B and PWM7. Allocated to the primary function of the P47 pin.	Primary	_				
TMHAOUT	0	16bit timer A output pin. Allocated to the tertiary function of the P22 andn P60.	Tertiary	Positive				
TMHBOUT	0	16bit timer B output pin. Allocated to the tertiary function of the P23 and P61.	Tertiary	Positive				
LED drive								
LED0 to LED3	0	Pins for LED driving. Allocated to the primary function of the P20 to P23 pins.	Primary	Positive/ Negative				
Successive-ap	proxir	nation type A/D converter						
V _{REF}	I	Reference power supply pin for successive approximation type A/D converter.	_	_				
AIN0 to AIN11	Ι	Analog inputs to Ch0–Ch11 of the successive-approximation type A/D converter. Allocated to the secondary function of the P30 to P35 and P42 to P47 pins.		_				
Analog Compa	arator							
CMP0P	Ι	Non-inverting input for comparator0. This pin is used as the primary function of the P41 pin.	—	_				
CMP0M	Ι	Inverting input for comparator0. This pin is used as the primary function of the P40 pin.		_				

*: ML620Q15XA have a different pin configuration for each package. See "LIST OF PINS" for more details.

TERMINATION OF UNUSED PINS

How to Terminate Unused Pins

Pin	Recommended pin termination
RESET_N	open
P14/TEST0	open
TEST1_N	open
V _{REF}	Connect to V _{DD}
P00 to P05*	Connect V _{DD} or V _{SS}
P12	Connect V _{DD} or V _{SS}
P13	open
P20 to P23	open
P30 to P37*	open
P40 to P47	open
P50 to P57*	open
P60 to P67*	open
P70 to P74*	open
P80 to P87	open

*: ML620Q15XA have a different pin configuration for each package. See "LIST OF PINS" for more details.

Note:

For unused input ports or unused input/output ports, if the corresponding pins are configured as high-impedance inputs and left open, the supply current may become excessively large. Therefore, it is recommended to configure those pins as either inputs with a pull-down resistor/pull-up resistor or outputs.

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	V _{DD}	Ta = 25°C	-0.3 to +6.5	V
Power supply voltage 2	V _{DDL}	Ta = 25°C	-0.3 to +2.0	V
Reference voltage	V _{REF}	Ta = 25°C	–0.3 to V _{DD} +0.3	V
Analog input voltage	V _{AI}	Ta = 25°C	–0.3 to V _{DD} +0.3	V
Input voltage	V _{IN}	Ta = 25°C	–0.3 to V _{DD} +0.3	V
Output voltage	Vout	Ta = 25°C	–0.3 to V _{DD} +0.3	V
Output current 1	I _{OUT1}	Port3,4,5,6,7,8 Ta = 25°C	-12 to +11	mA
Output current 2	I _{OUT2}	Port2 Ta = 25°C	-12 to +20	mA
Power dissipation	PD	Ta = 25°C	1	W
Storage temperature	T _{STG}	—	-55 to +150	°C

Recommended Operating Conditions

				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Range	Unit
Operating temperature	T _{OP}	_	-40 to +105	°C
Operating voltage	V _{DD}	—	1.8 to 5.5	V
Reference voltage	V _{REF}	—	1.8 to V_{DD}	V
Analog input voltage	V _{AI}	—	V_{SS} to V_{REF}	V
Operating frequency (CPU)	f _{OP}	_	30k to 8.4M	Hz
Low-speed crystal oscillation frequency	f _{XTL}	—	32.768k	Hz
Low-speed crystal oscillation	C _{DL}	Use 32.768KHz Crystal	12 to 25	ьE
external capacitor	C _{GL}	(DAISHINKU CORP.)	12 to 25	μr
Capacitor externally connected to V_{DDL} pin	CL	—	2.2±30%	μF

FEDL620Q150A-01

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

Flash Memory Operating Conditions

					$(V_{SS} = 0V)$
Parameter	Symbol	Co	ondition	Range	Unit
Operating temperature	Т.,	Data flash mer	nory, At write/erase	-40 to +105	°C
Operating temperature	I OP	Flash ROM	I, At write/erase	0 to +40	C
Operating voltage	V _{DD}	At w	rite/erase	1.8 to 5.5	V
Maximum rewrite count	C _{EPD}	Da	ta Flash	10,000	timos
	C _{EPP}	Prog	ram Flash	100	umes
	_	Chip erase		All area	
	_	Dia ak araa a	Program Flash	8	KB
Erase unit		Block erase	Data Flash	2	KB
		Sector erase (Data Flash only)		1	KB
Eross time		Chip erase, Block erase, Sector		100	ma
		erase		100	1115
Write unit	—			1 word (2 Bytes)	—
Write time (Max.)	—	1 wor	d (2 Bytes)	40	μS
Data retention period	Y_{DR}		—	15	years

DC Characteristics (Oscillation, Reset)

(V_DD=1.8 to 5.5V, V_SS =0V, Ta=-40 to +105°C, unless otherwise specified)

		· · · · · · · · · · · · · · · · · · ·	<u> </u>					
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Measur ing circuit	
Low-speed crystal oscillation start time* ¹	T_{XTL}	_	_	0.6	2	s		
Low-speed RC oscillator frequency		Ta= +25°C	Тур -1%	32.768k	Тур +1%	Hz		
	f _{LCR}	Ta= -40 to 85°C	Тур -2.5%	32.768k	Тур +2.5%	Hz		
		Ta= -40 to 105°C	Тур -3%	32.768k	Тур +3%	Hz		
High-speed RC oscillator ferequency	f _{HCR}	Ta= +25°C	Тур -5%	2.097	Тур +5%	MHz		
		Ta= -40°C to +105°C	Тур -15%	2.097	Тур +15%	MHz		
PLL oscillation frequency	f _{PLL}	LSCLK=32.768kHz 2,048 clock average	Тур -1%	8.192	Тур +1%	MHz		
Reset pulse width	P _{RST}	_	100	_	—	_		
Reset noise rejection pulse width	P _{NRST}	_	_	_	0.4	μs		
Power On Reset rising time	TPOR	_	_	_	10	ms		

*¹: Use 32.768KHz Crystal Oscillator DT-26 (Daishinku) with capacitance $C_{GL}/C_{DL}=12pF$.

FEDL620Q150A-01

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

DC Characteristics (VOHL, IOHL)

$(V_{DD}=1.8 \text{ to } 5.5 \text{V}, \text{V}_{SS}=0 \text{V}, \text{Ta}=-40 \text{ to } +105^{\circ} \text{C}, \text{ unless otherwise specified})$								
Parameter	Symbol	Co	ndition	Min.	Тур.	Max.	Unit	Measuring circuit
Output voltage 1 (P20 to P23) (P30 to P37)* (P40 to P47)	VOH1	IOH1 = -0.5mA		V _{DD} -0.5	_	_		
(P50 to P57)* (P60 to P67)* (P70 to P74)* (P80 to P87)	VOL1	IOL1 = +0.5mA		_		0.5		
Output voltage 2		When LED drive	$\begin{array}{l} \text{IOL2} = +10\text{mA} \\ \text{V}_{\text{DD}} \geq 5.0\text{V} \end{array}$	_	_	0.5	V	2
(P20–P23)	VOLZ	is selected	$\begin{array}{l} \text{IOL2} = +8\text{mA} \\ \text{V}_{\text{DD}} \geq 3.0\text{V} \end{array}$	_		0.5		
Output voltage 3 (P40 to P41)		When I ² C mode is selected	$\begin{array}{l} \text{IOL3} = +3\text{mA} \\ \text{V}_{\text{DD}} \geq 2.0\text{V} \end{array}$	_		0.4		
(P50 to P51)* (P60 to P61)* (P80 to P81)	VOL3		$\begin{array}{l} \text{IOL3} = +2\text{mA} \\ \text{2.0V} > \text{V}_{\text{DD}} \geq 1.8\text{V} \end{array}$	_	_	VDD* 0.2		
Output leakage current (P20 to P23) (P30 to P37)*	юон	VOH = V _{DD} (in high-impedance state) VOL = V _{SS} (in high-impedance state)		_	_	1		
(P40 to P47) (P50 to P57)* (P60 to P67)* (P70 to P74)* (P80 to P87)	IOOL			-1		_	μΑ	3

DC Characteristics (IIHL)

(V_{DD}=1.8 to 5.5V, V_{SS} =0V, Ta=-40 to +105°C, unless otherwise specified)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Measuring circuit
Input current 1	Input current 1 IIH1 VIH1 = V _{DI}		0	_	1		
(RESET_N) (TEST1_N)	IIL1	VIL1 = V _{SS}	-1500	-300	-20		
Input current 2 (P00 to P05)*	IIH2	VIH2 = V_{DD} (when pulled down)	2	30	250		
(P30 to P37)* (P40 to P47)	IIL2	VIL2 = V_{SS} (when pulled up)	-250	-30	-2	μA	4
(P50 to P57)* (P60 to P67)*	IIH2Z	VIH2 = V _{DD} (in high-impedance state)	_	_	1		
(P70 to P74)* (P80 to P87)	IIL2Z	VIL2 = V _{SS} (in high-impedance state)	-1		_		

FEDL620Q150A-01

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

DC Characteristics (VIHL)

(V _{DD} =1.8 to 5.5V, V _{SS} =0V, Ta=-40 to +105°C, unless otherwise specified)								
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Measuring circuit	
Input voltage 1 (RESET_N) (P14/TEST0) (TEST1_N) (P00 to P05)* (P12, P13)	VIH1	_	0.7× V _{DD}		V _{DD}	V	5	
(P30 to P37)* (P40 to P47) (P50 to P57)* (P60 to P67)* (P70 to P74)* (P80 to P87)	VIL1	_	0		0.3× V _{DD}			
Input pin capacitance (RESET_N) (P14/TEST0) (TEST1_N) (P00 to P05)* (P12, P13) (P30 to P37)* (P40 to P47) (P50 to P57)* (P60 to P67)* (P70 to P74)* (P80 to P87)	CIN	f = 10kHz V _{rms} = 50mV Ta = 25°C	_	_	10	pF	_	

*: ML620Q15X have a different pin configuration for each package. See "LIST OF PINS" for more details.

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

Measuring circuit 5



*1: Input logic circuit to determine the specified measuring conditions.

Unit

μS

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

(V_{DD}=1.8 to 5.5V, V_{SS} =0V, Ta=-40 to +105°C, unless otherwise specified) Parameter Min. Symbol Condition Тур. Max. Interrupt: Enabled (MIE = 1), External interrupt disable 2.5× 3.5× $\mathsf{T}_{\mathsf{NUL}}$ ____ CPU: NOP operation LSCLK LSCLK period EXI0 to EXI7 (Rising-edge interrupt) $\mathbf{t}_{\mathsf{NUL}}$ EXI0 to EXI7 (Falling-edge interrupt) t_{NUL} EXI0 to EXI7 (Both-edge interrupt) t_{NUL}

AC Characteristics (External Interrupt)

FEDL620Q150A-01

ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A

AC Characteristics (I2C Bus Interface: Standard Mode 100kHz)

$(V_{DD}=1.8 \text{ to } 5.5 \text{V}, \text{V}_{SS}=0 \text{V}, \text{Ta}=-40 \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise specified})$							
Baramatar	Symbol	Quadition			1.1		
Falameter		Condition	Min.	Тур.	Max.	Unit	
SCL clock frequency	f _{SCL}		0		100	kHz	
SCL hold time (start/restart condition)	t _{HD:STA}		4.0	_		μS	
SCL "L" level time	t _{LOW}		4.7		_	μS	
SCL "H" level time	t _{HIGH}		4.0	_		μS	
SCL setup time (restart condition)	t _{su:sta}		4.7	_		μS	
SDA hold time	t _{HD:DAT}		0			μS	
SDA setup time	t _{SU:DAT}		0.25			μS	
SDA setup time (stop condition)	t _{su:sto}		4.0			μS	
Bus-free time	t _{BUF}		4.7			μS	

AC Characteristics (I2C Bus Interface: Fast Mode 400kHz)

(V _{DD} =1.8 to 5.5V, V _{SS} =0V, Ta=–40 to +105°C, unless otherwise specified)_							
Boromotor	Symbol	Condition		Linit			
Falanletei	Symbol	Condition	Min.	Тур.	Max.	Unit	
SCL clock frequency	f _{SCL}		0		400	kHz	
SCL hold time	tuport		0.6			e	
(start/restart condition)	CHD:STA		0.0			μο	
SCL "L" level time	t _{LOW}		1.3			μS	
SCL "H" level time	t _{HIGH}		0.6			μS	
SCL setup time	+		0.6				
(restart condition)	ISU:STA	—	0.0			μs	
SDA hold time	t _{HD:DAT}		0		_	μS	
SDA setup time	t _{SU:DAT}		0.1		_	μS	
SDA setup time	taulana		0.6				
(stop condition)	¹ SU:STO		0.0			μο	
Bus-free time	t _{BUF}		1.3			μS	



ML620Q151A/2A/3A/4A/5A/6A/7A/8A/9A



ML620Q154A/ML620Q155A/ML620Q156A Package Dimension (52pin TQFP)

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

Notes

- 1) The information contained herein is subject to change without notice.
- 2) Although LAPIS Semiconductor is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. LAPIS Semiconductor shall have no responsibility for any damages arising out of the use of our Products beyond the rating specified by LAPIS Semiconductor.
- 3) Examples of application circuits, circuit constants and any other information contained herein are provided only to illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.
- 4) The technical information specified herein is intended only to show the typical functions of the Products and examples of application circuits for the Products. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Semiconductor or any third party with respect to the information contained in this document; therefore LAPIS Semiconductor shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
- 5) The Products are intended for use in general electronic equipment (i.e. AV/OA devices, communication, consumer systems, gaming/entertainment sets) as well as the applications indicated in this document.
- 6) The Products specified in this document are not designed to be radiation tolerant.
- 7) For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a LAPIS Semiconductor representative: transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems.
- 8) Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters.
- 9) LAPIS Semiconductor shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein.
- 10) LAPIS Semiconductor has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Semiconductor does not warrant that such information is error-free and LAPIS Semiconductor shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
- 11) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. LAPIS Semiconductor shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 12) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
- 13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Semiconductor.

Copyright 2015 LAPIS Semiconductor Co., Ltd.

LAPIS Semiconductor Co., Ltd.

2-4-8 Shinyokohama, Kouhoku-ku, Yokohama 222-8575, Japan http://www.lapis-semi.com/en/