



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HCS12
Core Size	16-Bit
Speed	25MHz
Connectivity	CANbus, I ² C, SCI, SPI
Peripherals	PWM, WDT
Number of I/O	91
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	2.35V ~ 5.25V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	112-LQFP
Supplier Device Package	112-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12dj256vpve

MC9S12DT256 Device User Guide — V03.07

2.3.21	PH7 / KWH7 / SS2 — Port H I/O Pin 7	.61
2.3.22	PH6 / KWH6 / SCK2 — Port H I/O Pin 6	.61
2.3.23	PH5 / KWH5 / MOSI2 — Port H I/O Pin 5	.61
2.3.24	PH4 / KWH4 / MISO2 — Port H I/O Pin 2	.61
2.3.25	PH3 / KWH3 / SS1 — Port H I/O Pin 3	.61
2.3.26	PH2 / KWH2 / SCK1 — Port H I/O Pin 2	.62
2.3.27	PH1 / KWH1 / MOSI1 — Port H I/O Pin 1	.62
2.3.28	PH0 / KWH0 / MISO1 — Port H I/O Pin 0	.62
2.3.29	PJ7 / KWJ7 / TXCAN4 / SCL — PORT J I/O Pin 7	.62
2.3.30	PJ6 / KWJ6 / RXCAN4 / SDA — PORT J I/O Pin 6	.62
2.3.31	PJ[1:0] / KWJ[1:0] — Port J I/O Pins [1:0]	.62
2.3.32	PK7 / ECS / ROMONE — Port K I/O Pin 7	.62
2.3.33	PK[5:0] / XADDR[19:14] — Port K I/O Pins [5:0]	.63
2.3.34	PM7 / TXCAN4 — Port M I/O Pin 7	.63
2.3.35	PM6 / RXCAN4 — Port M I/O Pin 6	.63
2.3.36	PM5 / TXCAN0 / TXCAN4 / SCK0 — Port M I/O Pin 5	.63
2.3.37	PM4 / RXCAN0 / RXCAN4/ MOSI0 — Port M I/O Pin 4	.63
2.3.38	PM3 / TXCAN1 / TXCAN0 / SS0 — Port M I/O Pin 3	.63
2.3.39	PM2 / RXCAN1 / RXCAN0 / MISO0 — Port M I/O Pin 2	.63
2.3.40	PM1 / TXCAN0 / TXB — Port M I/O Pin 1	.64
2.3.41	PM0 / RXCAN0 / RXB — Port M I/O Pin 0	.64
2.3.42	PP7 / KWP7 / PWM7 / SCK2 — Port P I/O Pin 7	.64
2.3.43	PP6 / KWP6 / PWM6 / SS2 — Port P I/O Pin 6	.64
2.3.44	PP5 / KWP5 / PWM5 / MOSI2 — Port P I/O Pin 5	.64
2.3.45	PP4 / KWP4 / PWM4 / MISO2 — Port P I/O Pin 4	.64
2.3.46	PP3 / KWP3 / PWM3 / SS1 — Port P I/O Pin 3	.64
2.3.47	PP2 / KWP2 / PWM2 / SCK1 — Port P I/O Pin 2	.65
2.3.48	PP1 / KWP1 / PWM1 / MOSI1 — Port P I/O Pin 1	.65
2.3.49	PP0 / KWP0 / PWM0 / MISO1 — Port P I/O Pin 0	.65
2.3.50	PS7 / SS0 — Port S I/O Pin 7	.65
2.3.51	PS6 / SCK0 — Port S I/O Pin 6	.65
2.3.52	PS5 / MOSI0 — Port S I/O Pin 5	.65
2.3.53	PS4 / MISO0 — Port S I/O Pin 4	.65
2.3.54	PS3 / TXD1 — Port S I/O Pin 3	.65
2.3.55	PS2 / RXD1 — Port S I/O Pin 2	.66
2.3.56	PS1 / TXD0 — Port S I/O Pin 1	.66

6.1	CPU12 Block Description	79
6.2	HCS12 Module Mapping Control (MMC) Block Description	79
6.2.1	Device specific information	79
6.3	HCS12 Multiplexed External Bus Interface (MEBI) Block Description	79
6.3.1	Device specific information	79
6.4	HCS12 Interrupt (INT) Block description	79
6.5	HCS12 Background Debug (BDM) Block Description	79
6.6	HCS12 Breakpoint (BKP) Block Description	80
Secti	on 7 Clock and Reset Generator (CRG) Block Description	
7.1	Device-specific information	80
7.1.1	XCLKS	80
Secti	on 8 Enhanced Capture Timer (ECT) Block Description	
Secti	on 9 Analog to Digital Converter (ATD) Block Description	
Secti	on 10 Inter-IC Bus (IIC) Block Description	
Secti	on 11 Serial Communications Interface (SCI) Block Description	
Secti	on 12 Serial Peripheral Interface (SPI) Block Description	
Secti	on 13 J1850 (BDLC) Block Description	
Secti	on 14 Pulse Width Modulator (PWM) Block Description	
Secti	on 15 Flash EEPROM 256K Block Description	
Secti	on 16 EEPROM 4K Block Description	
Secti	on 17 RAM Block Description	
Secti	on 18 MSCAN Block Description	
Secti	on 19 Port Integration Module (PIM) Block Description	
Secti	on 20 Voltage Regulator (VREG) Block Description	

The following items should be considered when using a derivative (**Table 0-1**):

Registers

- Do not write or read CAN0 registers (after reset: address range \$0140 \$017F), if using a derivative without CAN0.
- Do not write or read CAN1registers (after reset: address range \$0180 \$01BF), if using a derivative without CAN1.
- Do not write or read CAN4 registers (after reset: address range \$0280 \$02BF), if using a derivative without CAN4.
- Do not write or read BDLC registers (after reset: address range \$00E8 \$00EF), if using a derivative without BDLC.

Interrupts

- Fill the four CAN0 interrupt vectors (\$FFB0 \$FFB7) according to your coding policies for unused interrupts, if using a derivative without CAN0.
- Fill the four CAN1 interrupt vectors (\$FFA8 \$FFAF) according to your coding policies for unused interrupts, if using a derivative without CAN1.
- Fill the four CAN4 interrupt vectors (\$FF90 \$FF97) according to your coding policies for unused interrupts, if using a derivative without CAN4.
- Fill the BDLC interrupt vector (\$FFC2, \$FFC3) according to your coding policies for unused interrupts, if using a derivative without BDLC.

Ports

- The CAN0 pin functionality (TXCAN0, RXCAN0) is not available on port PJ7, PJ6, PM5, PM4, PM3, PM2, PM1 and PM0, if using a derivative without CAN0.
- The CAN1 pin functionality (TXCAN1, RXCAN1) is not available on port PM3 and PM2, if using a derivative without CAN1.
- The CAN4 pin functionality (TXCAN4, RXCAN4) is not available on port PJ7, PJ6, PM5, PM7, PM6, PM5 and PM4, if using a derivative without CAN0.
- The BDLC pin functionality (TXB, RXB) is not available on port PM1 and PM0, if using a derivative without BDLC.
- Do not write MODRR1 and MODRR0 bits of Module Routing Register (PIM_9DP256 Block Guide), if using a derivative without CAN0.
- Do not write MODRR3 and MODRR2 bits of Module Routing Register (PIM_9DP256 Block Guide), if using a derivative without CAN4.

Document References

1.4 Block Diagram

Figure 1-1 shows a block diagram of the MC9S12DT256 device.

\$0034 - \$003F

CRG (Clock and Reset Generator)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Ф002D	FORBYP	Read:	DTIDVD	CODDVD	0		0	0	ECM	0
\$003D	TEST ONLY	Write:	RTIBYP	COPBYP		PLLBYP			FCM	
#	CTCTL	Read:	TCTL7	TCTL6	TCTL5	TCTL4	TCLT3	TCTL2	TCTL1	TCTL0
\$003E	TEST ONLY	Write:								
\$003F	ARMCOP	Read:	0	0	0	0	0	0	0	0
	AKIVICOP	Write:	Bit 7	6	5	4	3	2	1	Bit 0

\$0040 - \$007F ECT (Enhanced Capture Timer 16 Bit 8 Channels)

				T	T		Γ		Г	
Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0040	TIOS	Read: Write:	IOS7	IOS6	IOS5	IOS4	IOS3	IOS2	IOS1	IOS0
\$0041	CFORC	Read:	0	0	0	0	0	0	0	0
φυυ 4 ι	CFORC	Write:	FOC7	FOC6	FOC5	FOC4	FOC3	FOC2	FOC1	FOC0
\$0042	ОС7М	Read: Write:	OC7M7	ОС7М6	OC7M5	OC7M4	ОС7М3	OC7M2	OC7M1	ОС7М0
\$0043	OC7D	Read: Write:	OC7D7	OC7D6	OC7D5	OC7D4	OC7D3	OC7D2	OC7D1	OC7D0
\$0044	TCNT (hi)	Read:	Bit 15	14	13	12	11	10	9	Bit 8
Ψ00++	TONT (III)	Write:								
\$0045	TCNT (lo)	Read:	Bit 7	6	5	4	3	2	1	Bit 0
ψου	. 6. (. 6)	Write:								
\$0046	TSCR1	Read:	TEN	TSWAI	TSFRZ	TFFCA	0	0	0	0
		Write:								
\$0047	TTOV	Read: Write:	TOV7	TOV6	TOV5	TOV4	TOV3	TOV2	TOV1	TOV0
\$0048	TCTL1	Read: Write:	OM7	OL7	OM6	OL6	OM5	OL5	OM4	OL4
\$0049	TCTL2	Read: Write:	ОМЗ	OL3	OM2	OL2	OM1	OL1	ОМ0	OL0
\$004A	TCTL3	Read: Write:	EDG7B	EDG7A	EDG6B	EDG6A	EDG5B	EDG5A	EDG4B	EDG4A
\$004B	TCTL4	Read: Write:	EDG3B	EDG3A	EDG2B	EDG2A	EDG1B	EDG1A	EDG0B	EDG0A
\$004C	TIE	Read: Write:	C7I	C6I	C5I	C4I	C3I	C2I	C1I	COI
\$004D	TSCR2	Read: Write:	TOI	0	0	0	TCRE	PR2	PR1	PR0
\$004E	TFLG1	Read: Write:	C7F	C6F	C5F	C4F	C3F	C2F	C1F	C0F
\$004F	TFLG2	Read:	TOF	0	0	0	0	0	0	0
ΨΟΟΙΙ	11 202	Write:								
\$0050	TC0 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0051	TC0 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0052	TC1 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8

\$0040 - \$007F

ECT (Enhanced Capture Timer 16 Bit 8 Channels)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0053	TC1 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0054	TC2 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0055	TC2 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0056	TC3 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0057	TC3 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0058	TC4 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0059	TC4 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$005A	TC5 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$005B	TC5 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$005C	TC6 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$005D	TC6 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$005E	TC7 (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$005F	TC7 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0060	PACTL	Read: Write:	0	PAEN	PAMOD	PEDGE	CLK1	CLK0	PAOVI	PAI
\$0061	PAFLG	Read: Write:	0	0	0	0	0	0	PAOVF	PAIF
\$0062	PACN3 (hi)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0063	PACN2 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0064	PACN1 (hi)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0065	PACN0 (Io)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0066	MCCTL	Read: Write:	MCZI	MODMC	RDMCL	0 ICLAT	0 FLMC	MCEN	MCPR1	MCPR0
\$0067	MCFLG	Read: Write:	MCZF	0	0	0	POLF3	POLF2	POLF1	POLF0
\$0068	ICPAR	Read: Write:	0	0	0	0	PA3EN	PA2EN	PA1EN	PA0EN
\$0069	DLYCT	Read: Write:	0	0	0	0	0	0	DLY1	DLY0
\$006A	ICOVW	Read: Write:	NOVW7	NOVW6	NOVW5	NOVW4	NOVW3	NOVW2	NOVW1	NOVW0
\$006B	ICSYS	Read: Write:	SH37	SH26	SH15	SH04	TFMOD	PACMX	BUFEN	LATQ

\$0110 - \$011B

EEPROM Control Register (eets4k)

Address	Name
\$0119	EADDRLO
\$011A	EDATAHI
\$011B	EDATALO

[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0

\$011C - \$011F

Reserved for RAM Control Register

Address	Name
\$011C	Reserved
\$011D	Reserved
\$011E	Reserved
\$011F	Reserved

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	0	0	0	0	0	0	0	0
Write:								
Read:	0	0	0	0	0	0	0	0
Write:								
Read:	0	0	0	0	0	0	0	0
Write:								
Read:	0	0	0	0	0	0	0	0
Write:								

\$0120 - \$013F

ATD1 (Analog to Digital Converter 10 Bit 8 Channel)

Address	Name		Bit 7	Bit 6	Bit 5
\$0120	ATD1CTL0	Read:	0	0	0
ψ0120	AIDICILO	Write:			
\$0121	ATD1CTL1	Read:	0	0	0
ΨΟΊΖΙ	AIDIOILI	Write:			
\$0122	ATD1CTL2	Read:	ADPU	AFFC	AWA
ψ0122	MBTOTEZ	Write:	7,010	7.1.10	7 (7)
\$0123	ATD1CTL3	Read:	0	S8C	S4C
Ψ0.20	7.1.2.10.120	Write:			0.0
\$0124	ATD1CTL4	Read:	SRES8	SMP1	SMP
* -		Write:			
\$0125	ATD1CTL5	Read:	DJM	DSGN	SCA
		Write:	005		FTOE
\$0126	ATD1STAT0	Read:	SCF	0	ETOF
		Write:	0		
\$0127	Reserved	Read: Write:	0	0	0
		Read:	0	0	0
\$0128	ATD1TEST0	Write:	U	0	U
		Read:	0	0	0
\$0129	ATD1TEST1	Write:	0	U	0
		Read:	0	0	0
\$012A	Reserved	Write:			
		Read:	CCF7	CCF6	CCF
\$012B	ATD1STAT1	Write:		00.0	00.
		Read:	0	0	0
\$012C	Reserved	Write:			

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ead:	0	0	0	0	0	0	0	0
rite:								
ead:	0	0	0	0	0	0	0	0
rite:								
ead:	ADPU	AFFC	AWAI	ETRIGLE	ETRIGP	ETRIG	ASCIE	ASCIF
rite:	ADFO	AFFO	AVVAI	LIKIGLE	LIKIGE	LIKIG	ASCIE	
ead:	0	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0
rite:		500	040	020	010	1110	11121	11120
ead:	SRES8	SMP1	SMP0	PRS4	PRS3	PRS2	PRS1	PRS0
rite:	011200	O.V	0					11100
ead:	DJM	DSGN	SCAN	MULT	0	СС	СВ	CA
rite:								_
ead:	SCF	0	ETORF	FIFOR	0	CC2	CC1	CC0
rite:								
ead:	0	0	0	0	0	0	0	0
rite:								
ead:	0	0	0	0	0	0	0	0
rite:								
ead:	0	0	0	0	0	0	0	sc
rite:						U		00
ead:	0	0	0	0	0	0	0	0
rite:								
ead:	CCF7	CCF6	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0
rite:								
ead:	0	0	0	0	0	0	0	0
rite:								

\$02C0 - \$03FF

Reserved space

Address	Name
\$02C0	Danamirad
- \$03FF	Reserved

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	0	0	0	0	0	0	0	0
Write:								

1.7 Part ID Assignments

The part ID is located in two 8-bit registers PARTIDH and PARTIDL (addresses \$001A and \$001B after reset). The read-only value is a unique part ID for each revision of the chip. **Table 1-3** shows the assigned part ID number.

Table 1-3 Assigned Part ID Numbers

Device	Mask Set Number	Part ID ¹
MC9S12DT256	0L91N	\$0030
MC9S12DT256	1L91N	\$0031
MC9S12DT256	3L91N	\$0032
MC9S12DT256	4L91N	\$0034
MC9S12DT256	0L01Y	\$0033

NOTES:

The device memory sizes are located in two 8-bit registers MEMSIZ0 and MEMSIZ1 (addresses \$001C and \$001D after reset). **Table 1-4** shows the read-only values of these registers. Refer to section Module Mapping and Control (MMC) of HCS12 Core User Guide for further details.

Table 1-4 Memory size registers

Register name	Value
MEMSIZ0	\$25
MEMSIZ1	\$81

^{1.} The coding is as follows:

Bit 15-12: Major family identifier

Bit 11-8: Minor family identifier

Bit 7-4: Major mask set revision number including FAB transfers

Bit 3-0: Minor - non full - mask set revision

2.3.40 PM1 / TXCAN0 / TXB — Port M I/O Pin 1

PM1 is a general purpose input or output pin. It can be configured as the transmit pin TXCAN of the Motorola Scalable Controller Area Network controller 0 (CAN0). It can be configured as the transmit pin TXB of the BDLC.

2.3.41 PM0 / RXCAN0 / RXB — Port M I/O Pin 0

PM0 is a general purpose input or output pin. It can be configured as the receive pin RXCAN of the Motorola Scalable Controller Area Network controller 0 (CAN0). It can be configured as the receive pin RXB of the BDLC.

2.3.42 PP7 / KWP7 / PWM7 / SCK2 — Port P I/O Pin 7

PP7 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 7 output. It can be configured as serial clock pin SCK of the Serial Peripheral Interface 2 (SPI2).

2.3.43 PP6 / KWP6 / PWM6 / SS2 — Port P I/O Pin 6

PP6 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 6 output. It can be configured as slave select pin \overline{SS} of the Serial Peripheral Interface 2 (SPI2).

2.3.44 PP5 / KWP5 / PWM5 / MOSI2 — Port P I/O Pin 5

PP5 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 5 output. It can be configured as master output (during master mode) or slave input pin (during slave mode) MOSI of the Serial Peripheral Interface 2 (SPI2).

2.3.45 PP4 / KWP4 / PWM4 / MISO2 — Port P I/O Pin 4

PP4 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 4 output. It can be configured as master input (during master mode) or slave output (during slave mode) pin MISO of the Serial Peripheral Interface 2 (SPI2).

2.3.46 PP3 / KWP3 / PWM3 / SS1 — Port P I/O Pin 3

PP3 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 3 output. It can be configured as slave select pin \overline{SS} of the Serial Peripheral Interface 1 (SPI1).

5.3 Effects of Reset

When a reset occurs, MCU registers and control bits are changed to known start-up states. Refer to the respective module Block User Guides for register reset states.

5.3.1 I/O pins

Refer to the HCS12 Core User Guides for mode dependent pin configuration of port A, B, E and K out of reset.

Refer to the PIM Block User Guide for reset configurations of all peripheral module ports.

NOTE: For devices assembled in 80-pin QFP packages all non-bonded out pins should be configured as outputs after reset in order to avoid current drawn from floating inputs. Refer to **Table 2-1** for affected pins.

5.3.2 Memory

Refer to **Table 1-1** for locations of the memories depending on the operating mode after reset.

The RAM array is not automatically initialized out of reset.

Consult the EETS4K Block User Guide for information about the EEPROM module.

Section 17 RAM Block Description

This module supports single-cycle misaligned word accesses.

Section 18 MSCAN Block Description

There are three MSCAN modules (CAN4, CAN1 and CAN0) implemented on the MC9S12DT256. Consult the MSCAN Block User Guide for information about the Motorola Scalable CAN Module.

Section 19 Port Integration Module (PIM) Block Description

Consult the PIM_9DP256 Block User Guide for information about the Port Integration Module.

Section 20 Voltage Regulator (VREG) Block Description

Consult the VREG Block User Guide for information about the dual output linear voltage regulator.

A.1.7 Operating Conditions

This chapter describes the operating conditions of the device. Unless otherwise noted those conditions apply to all the following data.

NOTE: Please refer to the temperature rating of the device (C, V, M) with regards to the ambient temperature T_A and the junction temperature T_J . For power dissipation calculations refer to **Section A.1.8 Power Dissipation and Thermal** Characteristics.

Table A-4 Operating Conditions

Rating	Symbol	Min	Тур	Max	Unit
I/O, Regulator and Analog Supply Voltage	V _{DD5}	4.5	5	5.25	V
Digital Logic Supply Voltage ¹	V _{DD}	2.35	2.5	2.75	V
PLL Supply Voltage ¹	V _{DDPLL}	2.35	2.5	2.75	V
Voltage Difference VDDX to VDDR and VDDA	Δ_{VDDX}	-0.1	0	0.1	V
Voltage Difference VSSX to VSSR and VSSA	Δ_{VSSX}	-0.1	0	0.1	V
Oscillator	f _{osc}	0.5	-	16	MHz
Bus Frequency	f _{bus}	0.5	-	25	MHz
MC9S12DT256 C					
Operating Junction Temperature Range	T _J	-40	-	100	°C
Operating Ambient Temperature Range ²	T _A	-40	27	85	°C
MC9S12DT256 V					
Operating Junction Temperature Range	T _J	-40	-	120	°C
Operating Ambient Temperature Range ²	T _A	-40	27	105	°C
MC9S12DT256 M					
Operating Junction Temperature Range	T _J	-40	-	140	°C
Operating Ambient Temperature Range ²	T _A	-40	27	125	°C

NOTES:

A.1.8 Power Dissipation and Thermal Characteristics

Power dissipation and thermal characteristics are closely related. The user must assure that the maximum operating junction temperature is not exceeded. The average chip-junction temperature (T_J) in ${}^{\circ}C$ can be obtained from:

The device contains an internal voltage regulator to generate the logic and PLL supply out of the I/O supply. The
absolute maximum ratings apply when this regulator is disabled and the device is powered from an external
source.

^{2.} Please refer to **Section A.1.8 Power Dissipation and Thermal Characteristics** for more details about the relation between ambient temperature T_A and device junction temperature T_J.

given. A very good estimate is to take the single chip currents and add the currents due to the external loads.

Table A-7 Supply Current Characteristics

Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Run supply currents Single Chip, Internal regulator enabled	I _{DD5}			65	mA
2	P P	Wait Supply current All modules enabled, PLL on only RTI enabled ¹	I _{DDW}			40 5	mA
3	CPCCPCPCP	Pseudo Stop Current (RTI and COP disabled) 1,2 -40°C 27°C 70°C 85°C "C" Temp Option 100°C 105°C "V" Temp Option 120°C 125°C "M" Temp Option 140°C	I _{DDPS}		370 400 450 550 600 650 800 850 1200	500 1600 2100 5000	μА
4	0000000	Pseudo Stop Current (RTI and COP enabled) 1, 2 -40°C 27°C 70°C 85°C 105°C 125°C 140°C	I _{DDPS}		570 600 650 750 850 1200 1500		μΑ
5	CPCCPCPCP	Stop Current ² -40°C 27°C 70°C 85°C "C" Temp Option 100°C 105°C "V" Temp Option 120°C 125°C "M" Temp Option 140°C	I _{DDS}		12 25 100 130 160 200 350 400 600	100 1200 1700 5000	μА

NOTES:

^{1.} PLL off

^{2.} At those low power dissipation levels $T_J = T_A$ can be assumed

A.3 NVM, Flash and EEPROM

NOTE: Unless otherwise noted the abbreviation NVM (Non Volatile Memory) is used for both Flash and EEPROM.

A.3.1 NVM timing

The time base for all NVM program or erase operations is derived from the oscillator. A minimum oscillator frequency f_{NVMOSC} is required for performing program or erase operations. The NVM modules do not have any means to monitor the frequency and will not prevent program or erase operation at frequencies above or below the specified minimum. Attempting to program or erase the NVM modules at a lower frequency a full program or erase transition is not assured.

The Flash and EEPROM program and erase operations are timed using a clock derived from the oscillator using the FCLKDIV and ECLKDIV registers respectively. The frequency of this clock must be set within the limits specified as f_{NVMOP}.

The minimum program and erase times shown in **Table A-11** are calculated for maximum f_{NVMOP} and maximum f_{bus} . The maximum times are calculated for minimum f_{NVMOP} and a f_{bus} of 2MHz.

A.3.1.1 Single Word Programming

The programming time for single word programming is dependant on the bus frequency as a well as on the frequency f_{NVMOP} and can be calculated according to the following formula.

$$t_{swpgm} = 9 \cdot \frac{1}{f_{NVMOP}} + 25 \cdot \frac{1}{f_{bus}}$$

A.3.1.2 Burst Programming

This applies only to the Flash where up to 32 words in a row can be programmed consecutively using burst programming by keeping the command pipeline filled. The time to program a consecutive word can be calculated as:

$$t_{bwpgm} = 4 \cdot \frac{1}{f_{NVMOP}} + 9 \cdot \frac{1}{f_{bus}}$$

The time to program a whole row is:

$$t_{brpgm} = t_{swpgm} + 31 \cdot t_{bwpgm}$$

Burst programming is more than 2 times faster than single word programming.

A.3.1.3 Sector Erase

Erasing a 512 byte Flash sector or a 4 byte EEPROM sector takes:

$$t_{era} \approx 4000 \cdot \frac{1}{f_{NVMOP}}$$

The setup time can be ignored for this operation.

A.3.1.4 Mass Erase

Erasing a NVM block takes:

$$t_{mass} \approx 20000 \cdot \frac{1}{f_{NVMOP}}$$

The setup time can be ignored for this operation.

A.3.1.5 Blank Check

The time it takes to perform a blank check on the Flash or EEPROM is dependant on the **location** of the first non-blank word starting at relative address zero. It takes one bus cycle per word to verify plus a setup of the command.

$$t_{check} \approx location \cdot t_{cyc} + 10 \cdot t_{cyc}$$

Table A-11 NVM Timing Characteristics

Condit	Conditions are shown in Table A-4 unless otherwise noted								
Num	С	Rating	Symbol	Min	Тур	Max	Unit		
1	D	External Oscillator Clock (MC9S12DT256C< V, M)	f _{NVMOSC}	0.5		50 ¹	MHz		
2	D	Bus frequency for Programming or Erase Operations	f _{NVMBUS}	1			MHz		
3	D	Operating Frequency	f _{NVMOP}	150		200	kHz		
4	Р	Single Word Programming Time	t _{swpgm}	46 ²		74.5 ³	μs		
5	D	Flash Burst Programming consecutive word ⁴	t _{bwpgm}	20.4 ²		31 ³	μs		
6	D	Flash Burst Programming Time for 32 Words ⁴	t _{brpgm}	678.4 ²		1035.5 ³	μs		
7	Р	Sector Erase Time	t _{era}	20 ⁵		26.7 ³	ms		
8	Р	Mass Erase Time	t _{mass}	100 ⁵		133 ³	ms		
9	D	Blank Check Time Flash per block	t _{check}	11 ⁶		32778 ⁷	t _{cyc}		
10	D	Blank Check Time EEPROM per block	t _{check}	11 ⁶		2058 ⁷	t _{cyc}		

NOTES:

1. Restrictions for oscillator in crystal mode apply!

2. Minimum Programming times are achieved under maximum NVM operating frequency f_{NVMOP} and maximum bus frequency f_{bus} .

A.5.1.5 Pseudo Stop and Wait Recovery

The recovery from Pseudo STOP and Wait are essentially the same since the oscillator was not stopped in both modes. The controller can be woken up by internal or external interrupts. After $t_{\rm wrs}$ the CPU starts fetching the interrupt vector.

A.5.2 Oscillator

The device features an internal Colpitts and Pierce oscillator. The selection of Colpitts oscillator or Pierce oscillator/external clock depends on the \overline{XCLKS} signal which is sampled during reset. By asserting the \overline{XCLKS} input during reset this oscillator can be bypassed allowing the input of a square wave. Before asserting the oscillator to the internal system clocks the quality of the oscillation is checked for each start from either power-on, STOP or oscillator fail. t_{CQOUT} specifies the maximum time before switching to the internal self clock mode after POR or STOP if a proper oscillation is not detected. The quality check also determines the minimum oscillator start-up time t_{UPOSC} . The device also features a clock monitor. A Clock Monitor Failure is asserted if the frequency of the incoming clock signal is below the Assert Frequency t_{CMFA} .

Table A-15 Oscillator Characteristics

Condit	Conditions are shown in Table A-4 unless otherwise noted							
Num	С	Rating	Symbol	Min	Тур	Max	Unit	
1a	С	Crystal oscillator range (Colpitts)	fosc	0.5		16	MHz	
1b	С	Crystal oscillator range (Pierce) 1(4)	fosc	0.5		40	MHz	
2	Р	Startup Current	iosc	100			μА	
3	С	Oscillator start-up time (Colpitts)	t _{UPOSC}		8 ²	100 ³	ms	
4	D	Clock Quality check time-out	tcQOUT	0.45		2.5	s	
5	Р	Clock Monitor Failure Assert Frequency	f _{CMFA}	50	100	200	KHz	
6	Р	External square wave input frequency ⁴	f _{EXT}	0.5		50	MHz	
7	D	External square wave pulse width low	t _{EXTL}	9.5			ns	
8	D	External square wave pulse width high	t _{EXTH}	9.5			ns	
9	D	External square wave rise time	t _{EXTR}			1	ns	
10	D	External square wave fall time	t _{EXTF}			1	ns	
11	D	Input Capacitance (EXTAL, XTAL pins)	C _{IN}		7		pF	
12	С	DC Operating Bias in Colpitts Configuration on EXTAL Pin	V _{DCBIAS}		1.1		V	

NOTES:

- 1. Depending on the crystal a damping series resistor might be necessary
- 2. $f_{OSC} = 4MHz$, C = 22pF.
- 3. Maximum value is for extreme cases using high Q, low frequency crystals
- 4. XCLKS =0 during reset

The loop bandwidth f_C should be chosen to fulfill the Gardner's stability criteria by <u>at least</u> a factor of 10, typical values are 50. $\zeta = 0.9$ ensures a good transient response.

$$f_{C} < \frac{2 \cdot \zeta \cdot f_{ref}}{\pi \cdot \left(\zeta + \sqrt{1 + \zeta^{2}}\right)} \frac{1}{10} \rightarrow f_{C} < \frac{f_{ref}}{4 \cdot 10}; (\zeta = 0.9)$$

$$f_{C} < 25kHz$$

And finally the frequency relationship is defined as

$$n = \frac{f_{VCO}}{f_{ref}} = 2 \cdot (synr + 1) = 50$$

With the above values the resistance can be calculated. The example is shown for a loop bandwidth $f_C=10kHz$:

$$R = \frac{2 \cdot \pi \cdot n \cdot f_{C}}{K_{\Phi}} = 2*\pi*50*10kHz/(316.7Hz/\Omega) = 9.9k\Omega = ~10k\Omega$$

The capacitance C_s can now be calculated as:

$$C_s = \frac{2 \cdot \zeta^2}{\pi \cdot f_C \cdot R} \approx \frac{0.516}{f_C \cdot R}; (\zeta = 0.9)$$
 = 5.19nF =~ 4.7nF

The capacitance C_p should be chosen in the range of:

$$C_{s}/20 \le C_{p} \le C_{s}/10$$
 $C_{p} = 470pF$

A.5.3.2 Jitter Information

The basic functionality of the PLL is shown in **Figure A-3**. With each transition of the clock f_{cmp} , the deviation from the reference clock f_{ref} is measured and input voltage to the VCO is adjusted accordingly. The adjustment is done continuously with no abrupt changes in the clock output frequency. Noise, voltage, temperature and other factors cause slight variations in the control loop resulting in a clock jitter. This jitter affects the real minimum and maximum clock periods as illustrated in **Figure A-4**.

A.6 MSCAN

Table A-17 MSCAN Wake-up Pulse Characteristics

Condit	ions	s are shown in Table A-4 unless otherwise noted					
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	MSCAN Wake-up dominant pulse filtered	t _{WUP}			2	μs
2	Р	MSCAN Wake-up dominant pulse pass	t _{WUP}	5			μs

B.3 80-pin QFP package




Figure B-2 80-pin QFP Mechanical Dimensions (case no. 841B)