



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	HCS12
Core Size	16-Bit
Speed	25MHz
Connectivity	CANbus, I ² C, SCI, SPI
Peripherals	PWM, WDT
Number of I/O	91
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	12К х 8
Voltage - Supply (Vcc/Vdd)	2.35V ~ 5.25V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	112-LQFP
Supplier Device Package	112-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12dt256cpve

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.3.57	PS0 / RXD0 — Port S I/O Pin 0	66
2.3.58	PT[7:0] / IOC[7:0] — Port T I/O Pins [7:0]	66
2.4 P	ower Supply Pins	66
2.4.1	VDDX,VSSX — Power & Ground Pins for I/O Drivers	66
2.4.2 66	VDDR, VSSR — Power & Ground Pins for I/O Drivers & for Internal Voltage Regulat	or
2.4.3	VDD1, VDD2, VSS1, VSS2 — Core Power Pins	67
2.4.4	VDDA, VSSA — Power Supply Pins for ATD and VREG	67
2.4.5	VRH, VRL — ATD Reference Voltage Input Pins	67
2.4.6	VDDPLL, VSSPLL — Power Supply Pins for PLL	67
2.4.7	VREGEN — On Chip Voltage Regulator Enable	68

Section 3 System Clock Description

3.1	Overview	69
-----	----------	----

Section 4 Modes of Operation

4.1	Overview
4.2	Chip Configuration Summary
4.3	Security
4.3.1	Securing the Microcontroller
4.3.2	Operation of the Secured Microcontroller
4.3.3	Unsecuring the Microcontroller
4.4	Low Power Modes
4.4.1	Stop
4.4.2	Pseudo Stop
4.4.3	Wait
4.4.4	Run

Section 5 Resets and Interrupts

5.1	Overview
5.2	Vectors
5.2.1	Vector Table
5.3	Effects of Reset
5.3.1	I/O pins
5.3.2	Memory

Section 6 HCS12 Core Block Description

MC9S12DT256 Device User Guide — V03.07

Table A-21 Exp	banded Bus Timing	Characteristics			25
----------------	-------------------	-----------------	--	--	----

MC9S12DT256 Device User Guide — V03.07

The following items should be considered when using a derivative (**Table 0-1**):

- Registers
 - Do not write or read CAN0 registers (after reset: address range \$0140 \$017F), if using a derivative without CAN0.
 - Do not write or read CAN1registers (after reset: address range \$0180 \$01BF), if using a derivative without CAN1.
 - Do not write or read CAN4 registers (after reset: address range \$0280 \$02BF), if using a derivative without CAN4.
 - Do not write or read BDLC registers (after reset: address range \$00E8 \$00EF), if using a derivative without BDLC.

• Interrupts

- Fill the four CAN0 interrupt vectors (\$FFB0 \$FFB7) according to your coding policies for unused interrupts, if using a derivative without CAN0.
- Fill the four CAN1 interrupt vectors (\$FFA8 \$FFAF) according to your coding policies for unused interrupts, if using a derivative without CAN1.
- Fill the four CAN4 interrupt vectors (\$FF90 \$FF97) according to your coding policies for unused interrupts, if using a derivative without CAN4.
- Fill the BDLC interrupt vector (\$FFC2, \$FFC3) according to your coding policies for unused interrupts, if using a derivative without BDLC.

• Ports

- The CAN0 pin functionality (TXCAN0, RXCAN0) is not available on port PJ7, PJ6, PM5, PM4, PM3, PM2, PM1 and PM0, if using a derivative without CAN0.
- The CAN1 pin functionality (TXCAN1, RXCAN1) is not available on port PM3 and PM2, if using a derivative without CAN1.
- The CAN4 pin functionality (TXCAN4, RXCAN4) is not available on port PJ7, PJ6, PM5, PM7, PM6, PM5 and PM4, if using a derivative without CAN0.
- The BDLC pin functionality (TXB, RXB) is not available on port PM1 and PM0, if using a derivative without BDLC.
- Do not write MODRR1 and MODRR0 bits of Module Routing Register (PIM_9DP256 Block Guide), if using a derivative without CAN0.
- Do not write MODRR3 and MODRR2 bits of Module Routing Register (PIM_9DP256 Block Guide), if using a derivative without CAN4.

Document References

Section 1 IntroductionMC9S12DT256

1.1 Overview

The MC9S12DT256 microcontroller unit (MCU) is a 16-bit device composed of standard on-chip peripherals including a 16-bit central processing unit (HCS12 CPU), 256K bytes of Flash EEPROM, 12K bytes of RAM, 4K bytes of EEPROM, two asynchronous serial communications interfaces (SCI), three serial peripheral interfaces (SPI), an 8-channel IC/OC enhanced capture timer, two 8-channel, 10-bit analog-to-digital converters (ADC), an 8-channel pulse-width modulator (PWM), a digital Byte Data Link Controller (BDLC), 29 discrete digital I/O channels (Port A, Port B, Port K and Port E), 20 discrete digital I/O lines with interrupt and wakeup capability, three CAN 2.0 A, B software compatible modules (MSCAN12), and an Inter-IC Bus. The MC9S12DT256 has full 16-bit data paths throughout. However, the external bus can operate in an 8-bit narrow mode so single 8-bit wide memory can be interfaced for lower cost systems. The inclusion of a PLL circuit allows power consumption and performance to be adjusted to suit operational requirements.

1.2 Features

- HCS12 Core
 - 16-bit HCS12 CPU
 - i. Upward compatible with M68HC11 instruction set
 - ii. Interrupt stacking and programmer's model identical to M68HC11
 - iii. Instruction queue
 - iv. Enhanced indexed addressing
 - MEBI (Multiplexed External Bus Interface)
 - MMC (Module Mapping Control)
 - INT (Interrupt control)
 - BKP (Breakpoints)
 - BDM (Background Debug Mode)
- CRG
 - Low current Colpitts or Pierce oscillator
 - PLL
 - COP watchdog
 - Real time interrupt
 - Clock Monitor
- 8-bit and 4-bit ports with interrupt functionality
 - Digital filtering

MC9S12DT256 Device User Guide — V03.07

- Programmable rising or falling edge trigger
- Memory
 - 256K Flash EEPROM
 - 4K byte EEPROM
 - 12K byte RAM
- Two 8-channel Analog-to-Digital Converters
 - 10-bit resolution
 - External conversion trigger capability
- Three 1M bit per second, CAN 2.0 A, B software compatible modules
 - Five receive and three transmit buffers
 - Flexible identifier filter programmable as 2 x 32 bit, 4 x 16 bit or 8 x 8 bit
 - Four separate interrupt channels for Rx, Tx, error and wake-up
 - Low-pass filter wake-up function
 - Loop-back for self test operation
- Enhanced Capture Timer
 - 16-bit main counter with 7-bit prescaler
 - 8 programmable input capture or output compare channels
 - Four 8-bit or two 16-bit pulse accumulators
- 8 PWM channels
 - Programmable period and duty cycle
 - 8-bit 8-channel or 16-bit 4-channel
 - Separate control for each pulse width and duty cycle
 - Center-aligned or left-aligned outputs
 - Programmable clock select logic with a wide range of frequencies
 - Fast emergency shutdown input
 - Usable as interrupt inputs
- Serial interfaces
 - Two asynchronous Serial Communications Interfaces (SCI)
 - Three Synchronous Serial Peripheral Interface (SPI)
- Byte Data Link Controller (BDLC)
 - SAE J1850 Class B Data Communications Network Interface Compatible and ISO Compatible for Low-Speed (<125 Kbps) Serial Data Communications in Automotive Applications
- Inter-IC Bus (IIC)

1.6 Detailed Register Map

The following tables show the detailed register map of the MC9S12DT256.

```
$0000 - $000F
```

MEBI map 1 of 3 (Core User Guide)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0000	PORTA	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0001	PORTB	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0002	DDRA	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0003	DDRB	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0004	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$0005	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$0006	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$0007	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$0008	PORTE	Read: Write:	Bit 7	6	5	4	3	2	Bit 1	Bit 0
\$0009	DDRE	Read: Write:	Bit 7	6	5	4	3	Bit 2	0	0
\$000A	PEAR	Read: Write:	NOACCE	0	PIPOE	NECLK	LSTRE	RDWE	0	0
\$000B	MODE	Read: Write:	MODC	MODB	MODA	0	IVIS	0	EMK	EME
\$000C	PUCR	Read: Write:	PUPKE	0	0	PUPEE	0	0	PUPBE	PUPAE
\$000D	RDRIV	Read: Write:	RDPK	0	0	RDPE	0	0	RDPB	RDPA
\$000E	EBICTL	Read: Write:	0	0	0	0	0	0	0	ESTR
\$000F	Reserved	Read: Write:	0	0	0	0	0	0	0	0

\$0010 - \$0014

MMC map 1 of 4 (Core User Guide)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
\$0010		Read:	PAM15		PAM13	PAM12	PAM11	0	0	РАМНАІ	
\$0010	INTERIM	Write:	KAIVI 15	NAM14	RAIVE 13	NAMIZ					
\$0011	INITRG	INITRG Read: Write:	Read:	0	DEC14	DEC12	DEC12	DEC11	0	0	0
				REG14	REGIS	REGIZ	REGII				

\$00A0 - \$00C7

PWM (Pulse Width Modulator 8 Bit 8 Channel)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$00B1		Read:	Bit 7	6	5	4	3	2	1	Bit 0
φ00D1		Write:	0	0	0	0	0	0	0	0
\$00B2		Read:	Bit 7	6	5	4	3	2	1	Bit 0
ΨŪŪDZ		Write:	0	0	0	0	0	0	0	0
\$00B3		Read:	Bit 7	6	5	4	3	2	1	Bit 0
Ψ00D0		Write:	0	0	0	0	0	0	0	0
\$00B4	PWMPER0	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00B5	PWMPER1	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00B6	PWMPER2	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00B7	PWMPER3	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00B8	PWMPER4	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00B9	PWMPER5	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00BA	PWMPER6	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00BB	PWMPER7	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00BC	PWMDTY0	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00BD	PWMDTY1	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00BE	PWMDTY2	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00BF	PWMDTY3	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00C0	PWMDTY4	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00C1	PWMDTY5	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00C2	PWMDTY6	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00C3	PWMDTY7	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00C4	PWMSDN	Read: Write:	PWMIF	PWMIE	PWMRS TRT	PWMLVL	0	PWM7IN	PWM7IN L	PWM7E NA
\$00C5	Reserved	Read: Write	0	0	0	0	0	0	0	0
		Read	0	0	0	0	0	0	0	0
\$00C6	Reserved	Write	0	0	0	0	0		0	0
		Read:	0	0	0	0	0	0	0	0
\$00C7	Reserved	Write:	, ,						, ,	ý

\$00D8 - \$00DF

SPI0 (Serial Peripheral Interface)

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0000	Peconyod	Read:	0	0	0	0	0	0	0	0
JOODC	Reserveu	Write:								
\$00DD	SPI0DR	Read:	Read: Bit7	6	5	1	з	2	1	Bit∩
		Write:	DILI	0	5	4	5	2	I	Dito
¢00DE	Decembrad	Read:	0	0	0	0	0	0	0	0
φUUDE	Reserved	Write:								
\$00DF	Reserved	Read:	0	0	0	0	0	0	0	0
		Write:								

\$00E0 - \$00E7

IIC (Inter IC Bus)

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$00E0	IBAD	Read: Write:	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	0
\$00E1	IBFD	Read: Write:	IBC7	IBC6	IBC5	IBC4	IBC3	IBC2	IBC1	IBC0
\$00E2		Read:	IREN	IRIE	MS/SI		ΤΥΛΚ	0	0	
ΨUUL2	IDCIX	Write:	IDEN	IDIL	IVIO/OL		170.03	RSTA		
\$00E3	IBSR	Read:	TCF	IAAS	IBB	IBAL	0	SRW	IDIE	RXAK
		Write:							IDIF	
\$00E4	IBDR	Read: Write:	D7	D6	D5	D4	D3	D2	D1	D 0
¢00E5	Deserved	Read:	0	0	0	0	0	0	0	0
\$00E0	Reserved	Write:								
¢00E6	Deserved	Read:	0	0	0	0	0	0	0	0
\$00E0	Reserved	Write:								
¢00E7	Deserved	Read:	0	0	0	0	0	0	0	0
\$00E7	Reserved	Write:								

\$00E8 - \$00EF

BDLC (Bytelevel Data Link Controller J1850)

	r								
Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Read:	IMEC	CLKS	0	0	0	0	IE	
DLCBCRI	Write:	INISG	CLKS						VVCIVI
	Read:	0	0	13	12	l1	10	0	0
DLCDSVK	Write:								
	Read:	CMDCT			NDES	TEOD	TOIED		
DLCBCR2	Write:	SIVINGI	DLOOP		INDES	TEOD	ISIFK		
DLCBDR	Read:	D7	De	DE	D4 D3	50	D1	D0	
	Write:	DI	D6	Do		DZ			
	Read:	0		0	0	DO0	PO2	DO1	BO0
DLCBARD	Write:		RAPUL			DUS	BU2	БОТ	
	Read:	0	0	DE	D4	50	DО	D4	DA
DLCBRSR	Write:			КЭ	K4	КЭ	R2	КI	RU
	Read:	0	0	0		0	0	0	0
DLCSCR	Write:				DULCE				
	Read:	0	0	0	0	0	0	0	IDLE
DLCBSTAI	Write:								
	Name DLCBCR1 DLCBSVR DLCBCR2 DLCBDR DLCBARD DLCBRSR DLCSCR	NameDLCBCR1Read: Write:DLCBSVRRead: Write:DLCBCR2Read: Write:DLCBDRRead: Write:DLCBARDRead: Write:DLCBRSRRead: Write:DLCBRSRRead: Write:DLCSCRRead: Write:DLCBSTATRead: Write:	NameBit 7DLCBCR1Read: Write:IMSGDLCBSVRRead: Write:0DLCBCR2Read: Write:SMRSTDLCBDRRead: Write:D7DLCBARDRead: Write:0DLCBRSRRead: Read:0DLCBRSRRead: Read:0DLCBRSRRead: Read:0DLCSCRRead: Read:0DLCBSTATRead: Read:0	NameBit 7Bit 6DLCBCR1Read: Write:IMSGCLKSDLCBSVRRead: Write:00DLCBCR2Read: Write:SMRSTDLOOPDLCBDRRead: Write:D7D6DLCBARDRead: Write:00DLCBRSRRead: Write:00DLCBRSRRead: Write:00DLCBRSRRead: Read:00DLCBRSRRead: Write:00DLCSCRRead: Write:00DLCBSTATRead: Write:00	NameBit 7Bit 6Bit 5DLCBCR1Read: Write:IMSGCLKS0DLCBSVRRead: Write:0013DLCBCR2Read: Write:SMRSTDLOOPRX4XEDLCBDRRead: Write:D7D6D5DLCBARDRead: Write:0013DLCBRRRRead: Write:D7D6D5DLCBARDRead: Write:0RX4XEDLCBRRRRead: Write:0R5DLCBRSRRead: Write:00DLCSCRRead: Write:00DLCBSTATRead: Write:00	NameBit 7Bit 6Bit 5Bit 4DLCBCR1Read: Write:IMSGCLKS00DLCBSVRRead: Write:001312DLCBCR2Read: Write:SMRSTDLOOPRX4XENBFSDLCBDRRead: Write:D7D6D5D4DLCBARDRead: Write:0000DLCBARDRead: Write:00RX4XENBFSDLCBARDRead: Write:D7D6D5D4DLCBARDRead: Write:0000DLCBRSRRead: Write:0000DLCSCRRead: Write:0000DLCBSTATRead: Write:0000Write:Image: Image:Image: Image:Image: Image:Image: Image:Image:DLCBSTATRead: Write:Image:Image:Image:Image:Image:DLCBSTATRead: Write:Image:<	NameBit 7Bit 6Bit 5Bit 4Bit 3DLCBCR1Read: Write:IMSGCLKS000DLCBSVRRead: Write:00131211DLCBCR2Read: Write:SMRSTDLOOPRX4XENBFSTEODDLCBDRRead: Write:D7D6D5D4D3DLCBARDRead: Write:00RAXPOL00DLCBRSRRead: Write:00RS5R4R3DLCBRSRRead: Write:00000DLCSCRRead: Write:00000DLCBSTATRead: Write:00000DLCBSTATRead: Write:00000Marcel Write:000000	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2DLCBCR1Read: Write:IMSGCLKS0000DLCBSVRRead: Write:0013121110DLCBCR2Read: Write:SMRSTDLOOPRX4XENBFSTEODTSIFRDLCBCR2Read: Write:D7D6D5D4D3D2DLCBARDRead: Write:000BO3BO2DLCBRSRRead: Write:00RXPOL00BO3DLCBRSRRead: Write:00R5R4R3R2DLCSCRRead: Write:00000DLCBSTATRead: Write:00000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

2.3.18 PE2 / R/W -- Port E I/O Pin 2

PE2 is a general purpose input or output pin. In MCU expanded modes of operations, this pin drives the read/write output signal for the external bus. It indicates the direction of data on the external bus.

2.3.19 PE1 / IRQ — Port E Input Pin 1

PE1 is a general purpose input pin and the maskable interrupt request input that provides a means of applying asynchronous interrupt requests. This will wake up the MCU from STOP or WAIT mode.

2.3.20 PE0 / XIRQ — Port E Input Pin 0

PE0 is a general purpose input pin and the non-maskable interrupt request input that provides a means of applying asynchronous interrupt requests. This will wake up the MCU from STOP or WAIT mode.

2.3.21 PH7 / KWH7 / SS2 — Port H I/O Pin 7

PH7 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as slave select pin \overline{SS} of the Serial Peripheral Interface 2 (SPI2).

2.3.22 PH6 / KWH6 / SCK2 — Port H I/O Pin 6

PH6 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as serial clock pin SCK of the Serial Peripheral Interface 2 (SPI2).

2.3.23 PH5 / KWH5 / MOSI2 — Port H I/O Pin 5

PH5 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as master output (during master mode) or slave input pin (during slave mode) MOSI of the Serial Peripheral Interface 2 (SPI2).

2.3.24 PH4 / KWH4 / MISO2 — Port H I/O Pin 2

PH4 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as master input (during master mode) or slave output (during slave mode) pin MISO of the Serial Peripheral Interface 2 (SPI2).

2.3.25 PH3 / KWH3 / SS1 - Port H I/O Pin 3

PH3 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as slave select pin \overline{SS} of the Serial Peripheral Interface 1 (SPI1).

2.3.33 PK[5:0] / XADDR[19:14] — Port K I/O Pins [5:0]

PK5-PK0 are general purpose input or output pins. In MCU expanded modes of operation, these pins provide the expanded address XADDR[19:14] for the external bus.

2.3.34 PM7 / TXCAN4 — Port M I/O Pin 7

PM7 is a general purpose input or output pin. It can be configured as the transmit pin TXCAN of the Motorola Scalable Controller Area Network controller 4 (CAN4).

2.3.35 PM6 / RXCAN4 - Port M I/O Pin 6

PM6 is a general purpose input or output pin. It can be configured as the receive pin RXCAN of the Motorola Scalable Controller Area Network controller 4 (CAN4).

2.3.36 PM5 / TXCAN0 / TXCAN4 / SCK0 - Port M I/O Pin 5

PM5 is a general purpose input or output pin. It can be configured as the transmit pin TXCAN of the Motorola Scalable Controller Area Network controllers 0 or 4 (CAN0 or CAN4). It can be configured as the serial clock pin SCK of the Serial Peripheral Interface 0 (SPI0).

2.3.37 PM4 / RXCAN0 / RXCAN4/ MOSI0 — Port M I/O Pin 4

PM4 is a general purpose input or output pin. It can be configured as the receive pin RXCAN of the Motorola Scalable Controller Area Network controllers 0 or 4 (CAN0 or CAN4). It can be configured as the master output (during master mode) or slave input pin (during slave mode) MOSI for the Serial Peripheral Interface 0 (SPI0).

2.3.38 PM3 / TXCAN1 / TXCAN0 / SS0 — Port M I/O Pin 3

PM3 is a general purpose input or output pin. It can be configured as the transmit pin TXCAN of the Motorola Scalable Controller Area Network controllers 1 or 0 (CAN1 or CAN0). It can be configured as the slave select pin \overline{SS} of the Serial Peripheral Interface 0 (SPI0).

2.3.39 PM2 / RXCAN1 / RXCAN0 / MISO0 — Port M I/O Pin 2

PM2 is a general purpose input or output pin. It can be configured as the receive pin RXCAN of the Motorola Scalable Controller Area Network controllers 1 or 0 (CAN1 or CAN0). It can be configured as the master input (during master mode) or slave output pin (during slave mode) MISO for the Serial Peripheral Interface 0 (SPI0).



4.4.4 Run

Although this is not a low power mode, unused peripheral modules should not be enabled in order to save power.



Figure 20-4 Recommended PCB Layout for 80QFP Pierce Oscillator

A.2.3 ATD accuracy

Table A-10 specifies the ATD conversion performance excluding any errors due to current injection, input capacitance and source resistance.

Conditions are shown in Table A-4 unless otherwise noted $V_{REF} = V_{RH} - V_{RL} = 5.12V$. Resulting to one 8 bit count = 20mV and one 10 bit count = 5mV $f_{ATDCLK} = 2.0MHz$								
Num	С	Rating	Symbol	Min	Тур	Max	Unit	
1	Р	10-Bit Resolution	LSB		5		mV	
2	Р	10-Bit Differential Nonlinearity	DNL	-1		1	Counts	
3	Р	10-Bit Integral Nonlinearity	INL	-2.5	±1.5	2.5	Counts	
4	Р	10-Bit Absolute Error ¹	AE	-3	±2.0	3	Counts	
5	Ρ	8-Bit Resolution	LSB		20		mV	
6	Ρ	8-Bit Differential Nonlinearity	DNL	-0.5		0.5	Counts	
7	Ρ	8-Bit Integral Nonlinearity	INL	-1.0	±0.5	1.0	Counts	
8	Р	8-Bit Absolute Error ¹	AE	-1.5	±1.0	1.5	Counts	

Table A-10 ATD Conversion Performance

NOTES:

1. These values include the quantization error which is inherently 1/2 count for any A/D converter.

For the following definitions see also Figure A-1.

Differential Non-Linearity (DNL) is defined as the difference between two adjacent switching steps.

$$\mathsf{DNL}(i) = \frac{\mathsf{V}_i - \mathsf{V}_{i-1}}{\mathsf{1LSB}} - \mathsf{1}$$

The Integral Non-Linearity (INL) is defined as the sum of all DNLs:

$$INL(n) = \sum_{i=1}^{n} DNL(i) = \frac{V_n - V_0}{1LSB} - n$$

A.3 NVM, Flash and EEPROM

NOTE: Unless otherwise noted the abbreviation NVM (Non Volatile Memory) is used for both Flash and EEPROM.

A.3.1 NVM timing

The time base for all NVM program or erase operations is derived from the oscillator. A minimum oscillator frequency f_{NVMOSC} is required for performing program or erase operations. The NVM modules do not have any means to monitor the frequency and will not prevent program or erase operation at frequencies above or below the specified minimum. Attempting to program or erase the NVM modules at a lower frequency a full program or erase transition is not assured.

The Flash and EEPROM program and erase operations are timed using a clock derived from the oscillator using the FCLKDIV and ECLKDIV registers respectively. The frequency of this clock must be set within the limits specified as f_{NVMOP} .

The minimum program and erase times shown in **Table A-11** are calculated for maximum f_{NVMOP} and maximum f_{bus} . The maximum times are calculated for minimum f_{NVMOP} and a f_{bus} of 2MHz.

A.3.1.1 Single Word Programming

The programming time for single word programming is dependent on the bus frequency as a well as on the frequency f_{NVMOP} and can be calculated according to the following formula.

$$t_{swpgm} = 9 \cdot \frac{1}{f_{NVMOP}} + 25 \cdot \frac{1}{f_{bus}}$$

A.3.1.2 Burst Programming

This applies only to the Flash where up to 32 words in a row can be programmed consecutively using burst programming by keeping the command pipeline filled. The time to program a consecutive word can be calculated as:

$$t_{bwpgm} = 4 \cdot \frac{1}{f_{NVMOP}} + 9 \cdot \frac{1}{f_{bus}}$$

The time to program a whole row is:

$$t_{brpgm} = t_{swpgm} + 31 \cdot t_{bwpgm}$$

Burst programming is more than 2 times faster than single word programming.

A.3.1.3 Sector Erase

Erasing a 512 byte Flash sector or a 4 byte EEPROM sector takes:

$$t_{era} \approx 4000 \cdot \frac{1}{f_{NVMOP}}$$

The setup time can be ignored for this operation.

A.3.1.4 Mass Erase

Erasing a NVM block takes:

$$t_{mass} \approx 20000 \cdot \frac{1}{f_{NVMOP}}$$

The setup time can be ignored for this operation.

A.3.1.5 Blank Check

The time it takes to perform a blank check on the Flash or EEPROM is dependent on the **location** of the first non-blank word starting at relative address zero. It takes one bus cycle per word to verify plus a setup of the command.

$$t_{check} \approx location \cdot t_{cyc} + 10 \cdot t_{cyc}$$

Condit	Conditions are shown in Table A-4 unless otherwise noted								
Num	С	Rating	Symbol	Min	Тур	Max	Unit		
1	D	External Oscillator Clock (MC9S12DT256C< V, M)	f _{NVMOSC}	0.5		50 ¹	MHz		
2	D	Bus frequency for Programming or Erase Operations	f _{NVMBUS}	1			MHz		
3	D	Operating Frequency	f _{NVMOP}	150		200	kHz		
4	Ρ	Single Word Programming Time	t _{swpgm}	46 ²		74.5 ³	μs		
5	D	Flash Burst Programming consecutive word ⁴	t _{bwpgm}	20.4 ²		31 ³	μs		
6	D	Flash Burst Programming Time for 32 Words ⁴	t _{brpgm}	678.4 ²		1035.5 ³	μs		
7	Ρ	Sector Erase Time	t _{era}	20 ⁵		26.7 ³	ms		
8	Р	Mass Erase Time	t _{mass}	100 ⁵		133 ³	ms		
9	D	Blank Check Time Flash per block	t _{check}	11 ⁶		32778 ⁷	t _{cyc}		
10	D	Blank Check Time EEPROM per block	t _{check}	11 ⁶		2058 ⁷	t _{cyc}		

Table A-11 NVM Timing Characteristics

NOTES:

1. Restrictions for oscillator in crystal mode apply!

2. Minimum Programming times are achieved under maximum NVM operating frequency f_{NVMOP} and maximum bus frequency f_{bus}.





In Table A-20 the timing characteristics for slave mode are listed.

Num	Characteristic	Symbol		Unit		
Itam	Characteristic	Gymbol	Min	Тур	Max	Onic
1	SCK Frequency	f _{sck}	DC	_	1/4	f _{bus}
1	SCK Period	t _{sck}	4	_	∞	t _{bus}
2	Enable Lead Time	t _{lead}	4	_		t _{bus}
3	Enable Lag Time	t _{lag}	4	_	_	t _{bus}
4	Clock (SCK) High or Low Time	t _{wsck}	4	_		t _{bus}
5	Data Setup Time (Inputs)	t _{su}	8	_		ns
6	Data Hold Time (Inputs)	t _{hi}	8	_	_	ns
7	Slave Access Time (time to data active)	t _a	_	_	20	ns
8	Slave MISO Disable Time	t _{dis}	_	_	22	ns
9	Data Valid after SCK Edge	t _{vsck}	_	_	30 + t _{bus} ¹	ns
10	Data Valid after SS fall	t _{vss}			30 + t _{bus} ¹	ns
11	Data Hold Time (Outputs)	t _{ho}	20	_		ns
12	Rise and Fall Time Inputs	t _{rfi}	_	_	8	ns
13	Rise and Fall Time Outputs	t _{rfo}	_	_	8	ns

Table A-20	SPI Slave	Mode	Timina	Characteristics
IADIE A-20	SFI Slave	woue	riiiiiiy	Characteristics

NOTES:

1. $t_{\mbox{bus}}$ added due to internal synchronization delay

Condit	Conditions are shown in Table A-4 unless otherwise noted, C _{LOAD} = 50pF								
Num	С	Rating	Symbol	Min	Тур	Max	Unit		
1	Ρ	Frequency of operation (E-clock)	f _o	0		25.0	MHz		
2	Ρ	Cycle time	t _{cyc}	40			ns		
3	D	Pulse width, E low	PW _{EL}	19			ns		
4	D	Pulse width, E high ¹	PW _{EH}	19			ns		
5	D	Address delay time	t _{AD}			8	ns		
6	D	Address valid time to E rise $(PW_{EL}-t_{AD})$	t _{AV}	11			ns		
7	D	Muxed address hold time	t _{MAH}	2			ns		
8	D	Address hold to data valid	t _{AHDS}	7			ns		
9	D	Data hold to address	t _{DHA}	2			ns		
10	D	Read data setup time	t _{DSR}	13			ns		
11	D	Read data hold time	t _{DHR}	0			ns		
12	D	Write data delay time	t _{DDW}			7	ns		
13	D	Write data hold time	t _{DHW}	2			ns		
14	D	Write data setup time ¹ (PW _{EH} -t _{DDW})	t _{DSW}	12			ns		
15	D	Address access time ¹ (t _{cyc} -t _{AD} -t _{DSR})	t _{ACCA}	19			ns		
16	D	E high access time ¹ (PW _{EH} -t _{DSR})	t _{ACCE}	6			ns		
17	D	Non-multiplexed address delay time	t _{NAD}			6	ns		
18	D	Non-muxed address valid to E rise (PW _{EL} -t _{NAD})	t _{NAV}	15			ns		
19	D	Non-multiplexed address hold time	t _{NAH}	2			ns		
20	D	Chip select delay time	t _{CSD}			16	ns		
21	D	Chip select access time ¹ (t_{cyc} - t_{CSD} - t_{DSR})	t _{ACCS}	11			ns		
22	D	Chip select hold time	t _{CSH}	2			ns		
23	D	Chip select negated time	t _{CSN}	8			ns		
24	D	Read/write delay time	t _{RWD}			7	ns		
25	D	Read/write valid time to E rise (PW _{EL} -t _{RWD})	t _{RWV}	14			ns		
26	D	Read/write hold time	t _{RWH}	2			ns		
27	D	Low strobe delay time	t _{LSD}			7	ns		
28	D	Low strobe valid time to E rise (PW_{EL} - t_{LSD})	t _{LSV}	14			ns		
29	D	Low strobe hold time	t _{LSH}	2			ns		
30	D	NOACC strobe delay time	t _{NOD}			7	ns		
31	D	NOACC valid time to E rise ($PW_{EL}-t_{NOD}$)	t _{NOV}	14			ns		

Table A-21 Expanded Bus Timing Characteristics

Conditions are shown in Table A-4 unless otherwise noted, C _{LOAD} = 50pF								
Num	С	Rating	Symbol	Min	Тур	Max	Unit	
32	D	NOACC hold time	t _{NOH}	2			ns	
33	D	IPIPO[1:0] delay time	t _{P0D}	2		7	ns	
34	D	IPIPO[1:0] valid time to E rise (PW _{EL} -t _{P0D})	t _{P0V}	11			ns	
35	D	IPIPO[1:0] delay time ¹ (PW _{EH} -t _{P1V})	t _{P1D}	2		25	ns	
36	D	IPIPO[1:0] valid time to E fall	t _{P1V}	11			ns	

Table A-21 Expanded Bus Timing Characteristics

NOTES:

1. Affected by clock stretch: add N x t_{cyc} where N=0,1,2 or 3, depending on the number of clock stretches.



B.3 80-pin QFP package



Figure B-2 80-pin QFP Mechanical Dimensions (case no. 841B)