

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR, WDT
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/w78e054b40dl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



	9.3.1 Clock Input Waveform	16
	9.3.2 Program Fetch Cycle	16
	9.3.3 Data Read Cycle	17
	9.3.4 Data Write Cycle	17
	9.3.5 Port Access Cycle	17
	9.3.6 Program Operation	17
TIMIN	IG WAVEFORMS	18
10.1	Program Fetch Cycle	18
10.2	Data Read Cycle	19
10.3	Data Write Cycle	19
10.4	Port Access Cycle	20
10.5	Program Operation	20
TYPIC	CAL APPLICATION CIRCUITS	21
11.1	Expanded External Program Memory and Crystal	21
11.2	Expanded External Data Memory and Oscillator	22
PACK	(AGE DIMENSIONS	23
12.1	40-pin DIP	23
12.2	44-pin PLCC	23
12.3	44-pin PQFP	24
REVIS	SION HISTORY	25
	10.1 10.2 10.3 10.4 10.5 TYPIC 11.1 11.2 PACH 12.1 12.2 12.3	9.3.2 Program Fetch Cycle



1. GENERAL DESCRIPTION

The W78E54B is an 8-bit microcontroller which can accommodate a wider frequency range with low power consumption. The instruction set for the W78E54B is fully compatible with the standard 8051. The W78E54B contains an 16K bytes Flash EPROM; a 256 bytes RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 4-bit I/O port P4; three 16-bit timer/counters; a hardware watchdog timer and a serial port. These peripherals are supported by eight sources two-level interrupt capability. To facilitate programming and verification, the Flash EPROM inside the W78E54B allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.


The W78E54B microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

2. FEATURES

- Fully static design 8-bit CMOS microcontroller
- Wide supply voltage of 4.5V to 5.5V
- 256 bytes of on-chip scratchpad RAM
- 16 KB electrically erasable/programmable Flash EPROM
- 64 KB program memory address space
- 64 KB data memory address space
- Four 8-bit bi-directional ports
- One extra 4-bit bit-addressable I/O port, additional INT2 / INT3 (available on 44-pin PLCC/QFP package)
- Three 16-bit timer/counters
- One full duplex serial port(UART)
- Watchdog Timer
- · Eight sources, two-level interrupt capability
- EMI reduction mode
- Built-in power management
- Code protection mechanism
- Packages:
 - DIP 40: W78E54B-40PLCC 44: W78E54BP-40PQFP 44: W78E54BF-40
 - Lead Free (RoHS) DIP 40: W78E054B40DL
 Lead Free (RoHS) PLCC 44: W78E054B40PL
 Lead Free (RoHS) PQFP 44: W78E054B40FL



3. PIN CONFIGURATIONS






4. PIN DESCRIPTION

SYMBOL	DESCRIPTIONS
ĒĀ	EXTERNAL ACCESS ENABLE : This pin forces the processor to execute out of external ROM. It should be kept high to access internal ROM. The ROM address and
LA	data will not be presented on the bus if EA pin is high and the program counter is within on-chip ROM area.
PSEN	PROGRAM STORE ENABLE: PSEN enables the external ROM data onto the Port 0 address/ data bus during fetch and MOVC operations. When internal ROM access is performed, no PSEN strobe signal outputs from this pin.
ALE	ADDRESS LATCH ENABLE : ALE is used to enable the address latch that separates the address from the data on Port 0.
RST	RESET : A high on this pin for two machine cycles while the oscillator is running resets the device.
XTAL1	CRYSTAL1: This is the crystal oscillator input. This pin may be driven by an external clock.
XTAL2	CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1.
Vss	GROUND: Ground potential
VDD	POWER SUPPLY: Supply voltage for operation.
P0.0-P0.7	PORT 0 : Port 0 is a bi-directional I/O port which also provides a multiplexed low order address/data bus during accesses to external memory. The Port 0 is also an opendrain port and external pull-ups need to be connected while in programming.
D4 0 D4 7	PORT 1 : Port 1 is a bi-directional I/O port with internal pull-ups. The bits have alternate functions which are described below:
P1.0-P1.7	T2(P1.0): Timer/Counter 2 external count input
	T2EX(P1.1): Timer/Counter 2 Reload/Capture control
P2.0-P2.7	PORT 2 : Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.
	PORT 3 : Port 3 is a bi-directional I/O port with internal pull-ups. All bits have alternate functions, which are described below:
	RXD(P3.0) : Serial Port receiver input
	TXD(P3.1) : Serial Port transmitter output
P3.0-P3.7	NT0 (P3.2) : External Interrupt 0
1 3.0-F 3.7	INT1(P3.3): External Interrupt 1 T0(P3.4): Timer 0 External Input
	T1(P3.5) : Timer 1 External Input
	WR (P3.6) :External Data Memory Write Strobe
	RD (P3.7) : External Data Memory Read Strobe
P4.0-P4.3	PORT 4: Another bit-addressable bidirectional I/O port P4. P4.3 and P4.2 are alternative function pins. It can be used as general I/O port or external interrupt input sources (INT2 /INT3).

- 5 -



5. BLOCK DIAGRAM





6. FUNCTIONAL DESCRIPTION

The W78E54B architecture consists of a core controller surrounded by various registers, five general purpose I/O ports, 256 bytes of RAM, three timer/counters, and a serial port. The processor supports 111 different opcodes and references both a 64K program address space and a 64K data storage space.

6.1 Timers 0, 1, and 2

Timers 0, 1, and 2 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1, and TL2 and TH2 for Timer 2. The TCON and TMOD registers provide control functions for timers 0 and 1. The T2CON register provides control functions for Timer 2. RCAP2H and RCAP2L are used as reload/capture registers for Timer 2.

The operations of Timer 0 and Timer 1 are the same as in the W78C51. Timer 2 is a special feature of the W78E54B: it is a 16-bit timer/counter that is configured and controlled by the T2CON register. Like Timers 0 and 1, Timer 2 can operate as either an external event counter or as an internal timer, depending on the setting of bit C/T2 in T2CON. Timer 2 has three operating modes: capture, autoreload, and baud rate generator. The clock speed at capture or auto-reload mode is the same as that of Timers 0 and 1.

6.2 New Defined Peripheral

In order to be more suitable for I/O, an extra 4-bit bit-addressable port P4 and two external interrupt INT2, INT3 has been added to either the PLCC or QFP 44-pin package. And description follows:

6.2.1 INT2 / INT3

Two additional external interrupts, $\overline{\text{INT2}}$ and $\overline{\text{INT3}}$, whose functions are similar to those of external interrupt 0 and 1 in the standard 80C52. The functions/status of these interrupts are determined/shown by the bits in the XICON (External Interrupt Control) register. The XICON register is bit-addressable but is not a standard register in the standard 80C52. Its address is at 0C0H. To set/clear bits in the XICON register, one can use the "SETB (/CLR) bit" instruction. For example, "SETB 0C2H" sets the EX2 bit of XICON.

XICON - external interrupt control (C0H)

PX3 EX3 IE3 IT3 PX2 EX2 IE2

PX3: External interrupt 3 priority high if set

EX3: External interrupt 3 enable if set

IE3: If IT3 = 1, IE3 is set/cleared automatically by hardware when interrupt is detected/serviced

IT3: External interrupt 3 is falling-edge/low-level triggered when this bit is set/cleared by software

PX2: External interrupt 2 priority high if set

EX2: External interrupt 2 enable if set

IE2: If IT2 = 1, IE2 is set/cleared automatically by hardware when interrupt is detected/serviced

IT2: External interrupt 2 is falling-edge/low-level triggered when this bit is set/cleared by software

- 7 -



***AUXR - Auxiliary register (8EH)

|--|

AO: Turn off ALE output.

6.3 Power-off Flag

***PCON - Power control (87H)

-	-	-	POF	GF1	GF0	PD	IDL

POF: Power off flag. Bit is set by hardware when power on reset. It can be cleared by software to determine chip reset is a warm boot or cold boot.

GF1, GF0: These two bits are general-purpose flag bits for the user.

PD: Power down mode bit. Set it to enter power down mode.

IDL: Idle mode bit. Set it to enter idle mode.

The power-off flag is located at PCON.4. This bit is set when VDD has been applied to the part. It can be used to determine if a reset is a warm boot or a cold boot if it is subsequently reset by software.

6.4 Watchdog Timer

The Watchdog timer is a free-running timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs, a system reset can also be caused if it is enabled. The main use of the Watchdog timer is as a system monitor. This is important in real-time control applications. In case of power glitches or electromagnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. The watchdog time-out selection will result in different time-out values depending on the clock speed. The Watchdog timer will be disabled on reset. In general, software should restart the Watchdog timer to put it into a known state. The control bits that support the Watchdog timer are discussed below.

Watchdog Timer Control Register

Bit: 7 6 5 4 3 2 1 0

ENW CLRW WIDL - - PS2 PS1 PS0

Mnemonic: WDTC Address: 8FH

ENW: Enable watch-dog if set.

CLRW: Clear watch-dog timer and prescaler if set. This flag will be cleared automatically

WIDL: If this bit is set, watch-dog is enabled under IDLE mode. If cleared, watch-dog is disabled under IDLE mode. Default is cleared.

PS2, PS1, PS0: Watch-dog prescaler timer select. Prescaler is selected when set PS2~0 as follows:

-9-




D 00	DO4	DO0	DDEGGAL ED OFLEGT
PS2	PS1	P50	PRESCALER SELECT
0	0	0	2
0	1	0	4
0	0	1	8
0	1	1	16
1	0	0	32
1	0	1	64
1	1	0	128
1	1	1	256

The time-out period is obtained using the following equation:

$$\frac{1}{\text{OSC}} \! \times \! 2^{14} \times \! \text{PRESCALER} \! \times \! 1000 \! \times \! 12 \text{ mS}$$

Before Watchdog time-out occurs, the program must clear the 14-bit timer by writing 1 to WDTC.6 (CLRW). After 1 is written to this bit, the 14-bit timer, prescaler and this bit will be reset on the next instruction cycle. The Watchdog timer is cleared on reset.



Typical Watch-Dog time-out period when OSC = 20 MHz

PS2	PS1	PS0	WATCHDOG TIME-OUT PERIOD
0	0	0	19.66 mS
0	1	0	39.32 mS
0	0	1	78.64 mS
0	1	1	157.28 mS
1	0	0	314.57 mS
1	0	1	629.14 mS
1	1	0	1.25 S
1	1	1	2.50 S



6.5 Clock

The W78E54B is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78E54B relatively insensitive to duty cycle variations in the clock. The W78E54B incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground. An external clock source should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator.

6.6 Power Management

Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

Power-down Mode

When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks are stopped, including the oscillator. The only way to exit power-down mode is by a reset.

6.7 Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running. An internal trigger circuit in the reset line is used to deglitch the reset line when the W78E54B is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

7. ON-CHIP FLASH EPROM CHARACTERISTICS

The W78E54B has several modes to program the on-chip Flash EPROM. All these operations are configured by the pins RST, ALE, $\overline{\text{PSEN}}$, A9CTRL(P3.0), A13CTRL(P3.1), A14CTRL(P3.2), OECTRL(P3.3), $\overline{\text{CE}}$ (P3.6), $\overline{\text{OE}}$ (P3.7), A0(P1.0) and VPP($\overline{\text{EA}}$). Moreover, the A15–A0(P2.7–P2.0, P1.7–P1.0) and the D7–D0(P0.7–P0.0) serve as the address and data bus respectively for these operations.

7.1 Read Operation

This operation is supported for customer to read their code and the Security bits. The data will not be valid if the Lock bit is programmed to low.

7.2 Output Disable Condition

When the \overline{OE} is set to high, no data output appears on the D7..D0.

7.3 Program Operation

Publication Release Date: August 14, 2006 Revision A6



This operation is used to program the data to Flash EPROM and the security bits. Program operation is done when the Vpp is reach to Vcp (12.5V) level, \overline{CE} set to low, and \overline{OE} set to high.

7.4 Program Verify Operation

All the programming data must be checked after program operations. This operation should be performed after each byte is programmed; it will ensure a substantial program margin.

7.5 Erase Operation

An erase operation is the only way to change data from 0 to 1. This operation will erase all the Flash EPROM cells and the security bits from 0 to 1. This erase operation is done when the Vpp is reach to Vep level, \overline{CE} set to low, and \overline{OE} set to high.

7.6 Erase Verify Operation

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to 1 or not. The erase verify operation automatically ensures a substantial erase margin. This operation will be done after the erase operation if Vpp = Vep (14.5V), \overline{CE} is high and \overline{OF} is low.

7.7 Program/Erase Inhibit Operation


This operation allows parallel erasing or programming of multiple chips with different data. When $P3.6(\overline{CE}) = VIH$, $P3.7(\overline{OE}) = VIH$, erasing or programming of non-targeted chips is inhibited. So, except for the P3.6 and P3.7 pins, the individual chips may have common inputs.

OPERATIONS	P3.0 (A9 CTRL)	P3.1 (A13 CTRL)	P3.2 (A14 CTRL)	P3.3 (OE CTRL)	P3.6 (CE)	P3.7 (OE)	EA (V _{PP})	P2, P1 (A15A0)	P0 (D7D0)	NOTE
Read	0	0	0	0	0	0	1	Address	Data Out	
Output Disable	0	0	0	0	0	1	1	Х	Hi-Z	
Program	0	0	0	0	0	1	VCP	Address	Data In	
Program Verify	0	0	0	0	1	0	VCP	Address	Data Out	@3
Erase	1	0	0	0	0	1	VEP	A0:0, others: X	Data In 0FFH	@4
Erase Verify	1	0	0	0	1	0	VEP	Address	Data Out	@5
Program/Erase Inhibit	Х	0	0	0	1	1	VCP/ VEP	Х	Х	

Notes:

- 1. All these operations happen in RST = V_{IH}, ALE = V_{IL} and \overline{PSEN} = V_{IH}.
- 2. VCP = 12.5V, VEP = 14.5V, VIH = VDD, VIL = VSS.
- 3. The program verify operation follows behind the program operation.
- 4. This erase operation will erase all the on-chip Flash EPROM cells and the Security bits.
- 5. The erase verify operation follows behind the erase operation.





9. ELECTRICAL CHARACTERISTICS

9.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DC Power Supply	VDD-Vss	-0.3	+7.0	٧
Input Voltage	VIN	Vss -0.3	VDD +0.3	V
Operating Temperature	TA	0	70	°C
Storage Temperature	Тѕт	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

9.2 D.C. Characteristics

(Vcc-Vss = 5V \pm 10%, TA = 25° C, unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	PECIFI	UNIT	
PARAMETER	STWIDOL	TEST CONDITIONS	MIN.	MAX.	ONIT
Operating Voltage	VDD	-	4.5	5.5	V
Operating Current	ldd	No load, VDD = 5.5V, RST = 1	-	20	mA
Idle Current	lidle	Idle mode VDD = 5.5V	-	6	mA
Power Down Current	IPWDN	Power-down mode VDD = 5.5V	-	50	μΑ
Input Current P1, P2, P3, P4	lin1	VDD = 5.5V VIN = 0V or VDD	-50	+10	μΑ
Logical 1-to-0 Transition Current P1, P2, P3 ^(*1) , P4	ltl	VDD = 5.5V VIN = 2.0V (*1)	-550	-	μΑ



DC Characteristics, continued

PARAMETER	SYMBOL	TEST CONDITIONS	SPECIF	UNIT	
FARAMETER	STWIDOL	1E31 CONDITIONS	MIN.	MAX.	ONII
Input Current RST ^(*2)	liN2	VDD = 5.5V VIN = VDD	-10	+300	μА
Input Leakage Current P0, EA	ILK	VDD = 5.5V 0V < VIN < VDD	-10	+10	μΑ
Output Low Voltage P1, P2, P3, P4	VOL1	VDD = 4.5V IOL1 = +2 mA	-	0.45	V
Output Low Voltage ALE, PSEN, P0 (*3)	VOL2	V _{DD} = 4.5V I _{OL2} = +4 mA	-	0.45	V
Output High Voltage P1, P2, P3, P4	VOH1	VDD = 4.5V IOH1 = -100 μA	2.4	-	V
Output High Voltage ALE, PSEN, P0 (*3)	VOH2	VDD = 4.5V IOH2 = -400 μA	2.4	-	V
Input Low Voltage (Except RST)	VIL1	VDD = 4.5V	0	0.8	V
Input Low Voltage RST ^(*4)	VIL2	VDD = 4.5V	0	0.8	V
Input Low Voltage XTAL1 (*4)	VIL3	VDD = 4.5V	0	0.8	٧
Input High Voltage (Except RST)	ViH1	VDD = 4.5V	2.4	VDD +0.2	V
Sink Current P1, P2, P3, P4	ISK1	V _{DD} = 4.5V Vs = 0.45V	4	12	mA
Input High Voltage RST ^(*4)	VIH2	V _{DD} = 4.5V	0.67 VDD	VDD +0.2	V
Input High Voltage XTAL1 ^(*4)	VIH3	V _{DD} = 4.5V	0.67 VDD	VDD +0.2	V
Sink Current P0, ALE, PSEN (*3)	ISK2	V _{DD} = 4.5V Vs = 0.45V	8	16	mA
Source Current P1, P2, P3, P4	ISR1	V _{DD} = 4.5V V _S = 2.4V	-100	-250	uA
Source Current P0, ALE, PSEN (*3)	ISR2	V _{DD} = 4.5V V _S = 2.4V	-8	-14	mA

- 15 -

Notes:

*1. Pins P1, P2 and P3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.

^{*2.} RST pin has an internal pull-down resistor.

^{*3.} P0, ALE, PSEN are in the external access memory mode.
*4. XTAL1 is a CMOS input and RST is a Schmitt trigger input.



9.3.3 Data Read Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
ALE Low to RD Low	TDAR	3 Tcp -Δ	-	3 Tcp +∆	nS	1, 2
RD Low to Data Valid	TDDA	-	-	4 Tcp	nS	1
Data Hold from RD High	TDDH	0	-	2 Tcp	nS	
Data Float from RD High	TDDZ	0	-	2 Tcp	nS	
RD Pulse Width	TDRD	6 Tcp -Δ	6 Tcp	-	nS	2

Notes:

- 1. Data memory access time is 8 Tcp.
- 2. " Δ " (due to buffer driving delay and wire loading) is 20 nS.

9.3.4 Data Write Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE Low to WR Low	TDAW	3 Tcp -Δ	-	3 Tcp +∆	nS
Data Valid to WR Low	TDAD	1 Tcp -Δ	-	-	nS
Data Hold from WR High	Towd	1 Tcp -Δ	-	-	nS
WR Pulse Width	Towr	6 Tcp -Δ	6 Tcp	-	nS

Note: " Δ " (due to buffer driving delay and wire loading) is 20 nS.

9.3.5 Port Access Cycle

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	TPDS	1 Tcp	-	-	nS
Port Input Hold from ALE Low	Тррн	0	-	-	nS
Port Output to ALE	TPDA	1 Tcp	-	-	nS

Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.

9.3.6 Program Operation

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
VPP Setup Time	Tvps	2.0	-	-	μS
Data Setup Time	TDS	2.0	-	-	μS
Data Hold Time	TDH	2.0	-	-	μS
Address Setup Time	Tas	2.0	-	-	μS
Address Hold Time	Тан	0	-	-	μS

Publication Release Date: August 14, 2006 - 17 - Revision A6




Program Operation, continued

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
CE Program Pulse Width for Program Operation	TPWP	290	300	310	μS
OECTRL Setup Time	Tocs	2.0	-	-	μS
OECTRL Hold Time	Тосн	2.0	-	-	μS
OE Setup Time	Toes	2.0	-	-	μS
OE High to Output Float	TDFP	0	-	130	nS
Data Valid from OE	Toev	-	-	150	nS

Note: Flash data can be accessed only in flash mode. The RST pin must pull in VIH status, the ALE pin must pull in VIH status, and the PSEN pin must pull in VIH status.

10.TIMING WAVEFORMS


10.1 Program Fetch Cycle






Timing Waveforms, continued

10.2 Data Read Cycle




10.3 Data Write Cycle






Timing Waveforms, continued

10.4 Port Access Cycle



10.5 Program Operation





11. TYPICAL APPLICATION CIRCUITS

11.1 Expanded External Program Memory and Crystal




Figure A

CRYSTAL	C1	C2	R
16 MHz	30P	30P	-
24 MHz	15P	15P	-
33 MHz	10P	10P	6.8K
40 MHz	5P	5P	4.7K

Above table shows the reference values for crystal applications (full gain).

Note: C1, C2, R components refer to Figure A.



Typical Application Circuits, continued

11.2 Expanded External Data Memory and Oscillator





Figure B




12. PACKAGE DIMENSIONS

12.1 40-pin DIP



12.2 44-pin PLCC



- 23 -



Package Dimensions, continued

12.3 44-pin PQFP

