

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	53
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx320f032h-40i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



Pin Diagrams (Continued)



2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB ICD 3 or MPLAB REAL ICE[™].

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB[®] ICD 2" (poster) DS51265
- "MPLAB[®] ICD 2 Design Advisory" DS51566
- "Using MPLAB[®] ICD 3" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Debugger User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™" (poster) DS51749

2.6 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms. Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

2.7 Trace

The trace pins can be connected to a hardware-traceenabled programmer to provide a compress real time instruction trace. When used for trace the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 Ohm series resistor between the trace pins and the trace connector.

2.8 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0** "**Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



3.2 Architecture Overview

The MIPS32[®] M4K[®] Processor Core contains several logic blocks working together in parallel, providing an efficient high performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e Support
- Enhanced JTAG (EJTAG) Controller

3.2.1 EXECUTION UNIT

The MIPS32[®] M4K[®] Processor Core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit general purpose registers used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- Load aligner
- Bypass multiplexers used to avoid stalls when executing instructions streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- Shifter and Store Aligner

3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The MIPS32[®] M4K[®] Processor Core includes a multiply/divide unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the integer unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32MX core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If rs is 8 bits wide, 23 iterations are skipped. For a 16bit-wide rs, 15 iterations are skipped, and for a 24-bitwide rs, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32MX core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

TABLE 4-13: ADC REGISTERS MAP (CONTINUED)

ess										Bi	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
9110	ADC1BUFA	31:16	ADC Result Word A (ADC1BUFA<31:0>)												0000				
-		15:0									·	/							0000
0120	ADC1BUFB	31:16								oult Word P	(ADC1BUFE	2-21.0~)							0000
9120	ADCIBUEB	15:0							ADC RE		(ADC IBUFE	5<31.0>)							0000
0400		31:16																	0000
9130	ADC1BUFC	15:0							ADC RE	suit word C	(ADC1BUFC	><31:0>)							0000
04.40		31:16																	0000
9140	ADC1BUFD	15:0							ADC Re	suit word D	(ADC1BUFE)<31:0>)							0000
		31:16																	0000
9150	ADC1BUFE	15:0							ADC Re	Suit Word E	(ADC1BUFE	:<31:0>)							0000
0400		31:16										- 24.0.)							0000
9160	ADC1BUFF	15:0							ADC RE	suit word F	(ADC1BUFF	<31:0>)							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-43: USB REGISTERS MAP⁽¹⁾

0
S
ဂ္
<u> </u>
4
ω
T
—
÷.
×
<u>م</u>
g
ē
τυ.
~
μų.
N

ess			Bits																
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5040	U10TG	31:16	_				—	_		_	—	—	_	_	_	—	—	—	
3040	IR ⁽²⁾	15:0	_				—	—		—	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF	0000
5050	U1OTG	31:16	_	_	-	_	—	—	_	—	—	—	—	—	—	—	-	—	0000
	IE	15:0	_				—	—		—	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	-	VBUSVDIE	
5060	U1OTG STAT ⁽³⁾	31:16	—	_			—	—		—	—	—	—	—	—	—	—	—	0000
	STAT	15:0	_	_			—	—	_	—	ID	—	LSTATE	—	SESVD	SESEND	_	VBUSVD	0000
5070	U1OTG CON	31:16	_	—	_	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
	CON	15:0	-	—	—	—	—	—	_	—	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN		OTGEN	VBUSCHG	VBUSDIS	0000
5080	U1PWRC	31:16	_	_	—	_			_	_	—	_	—	—	_	-	—	—	0000
		15:0	_							_	UACTPND ⁽⁴⁾	_	_	USLPGRD			USUSPEND	USBPWR	0000
	U1IR ⁽²⁾	31:16	_	_	_	_		_	_	_	-	—	_		_	-	-	-	0000
5200	U11R**/	15:0	_	—	_	_	_	_	_	_	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	0000
		31:16												_			_	DETACHIF	
5210	U1IE	31:16	_	_	_	_			_	—		_	_	_	—	—	_		0000
5210	OTIE	15:0	_	—	—	—	—	—	—	_	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UFRRIF	DETACHIE	
		31:16	_		_		_	_	_		_		_	_	_	_	_		0000
5220	U1EIR	51.10															CRC5EF		0000
5220	OTEIR	15:0	—	—	—	—	—	—	—	—	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	EOFEF	PIDEF	0000
		31:16	_	_			_	_		_	_	_	_	_	_	_	_	_	0000
5230	U1EIE	00															CRC5EE		0000
		15:0	-	—	—	—	—	—	-	—	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE	PIDEE	0000
	(0)	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_		0000
5240	U1STAT ⁽³⁾	15:0	_	_	_	_	_	_	_	_		ENDP	T<3:0> ⁽⁴⁾		DIR	PPBI	_	_	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	—	_	_	_	_	0000
5250	U1CON										(4)	a==(/)	PKTDIS					USBEN	0000
		15:0	-	—	_	-	-	-	-	-	JSTATE ⁽⁴⁾	SE0 ⁽⁴⁾	TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	SOFEN	0000
5000		31:16	_		_	_	_	_	_	_	_		—		—	—	_		0000
5260	U1ADDR	15:0	_	—	_	_	_	—	—	_	LSPDEN			DE	VADDR<6:0	>			0000
5070		31:16	_	—	_	—	_	—	—	—	-	—	_	_	_	—	—	_	0000
5270	U1BDTP1	15:0	_	_	_	_	—	_	_	_			В	DTPTRL<7:1>				_	0000
egen	d: x = u	unknowi	n value on l	Reset, — =	unimpleme	nted, read a	as '0'. Rese	t values are	shown in h	exadecima									

Legend: Note 1:

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

This register does not have associated CLR, SET, and INV registers. 2:

All bits in this register are read-only; therefore, CLR, SET, and INV registers are not supported. 3:

4: The reset value for this bit is undefined.

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Program Memory" (DS61121) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

PIC32MX3XX/4XX devices contain an internal program Flash memory for executing user code. There are three methods by which the user can program this memory:

- Run-Time Self Programming (RTSP)
- In-Circuit Serial Programming[™] (ICSP[™])
- EJTAG Programming

EXAMPLE 5-1:

 NVMCON = 0x4004;
 // Enable and configure for erase operation

 Wait(delay);
 // Delay for 6 µs for LVDstartup

 NVMKEY = 0xAA996655;
 NVMKEY = 0x556699AA;

 NVMCONSET = 0x8000;
 // Initiate operation

 while(NVMCONbits.WR==1);
 // Wait for current operation to complete

RTSP is performed by software executing from either Flash or RAM memory. EJTAG is performed using the EJTAG port of the device and a EJTAG capable programmer. ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP. RTSP techniques are described in this chapter. The ICSP and EJTAG methods are described in the "*PIC32MX Flash Programming Specification*" (DS61145), which can be downloaded from the Microchip web site.

Note: Flash LVD Delay (LVDstartup) must be taken into account between setting up and executing any Flash command operation. See Example 5-1 for a code example to set up and execute a Flash command operation.

NOTES:

7.0 INTERRUPT CONTROLLER

- **Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Interrupt Controller" (DS61108) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC32MX3XX/4XX devices generate interrupt requests in response to interrupt events from peripheral modules. The Interrupt Control module exists externally to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The PIC32MX3XX/4XX interrupts module includes the following features:

- · Up to 96 interrupt sources
- Up to 64 interrupt vectors
- · Single and Multi-Vector mode operations
- Five external interrupts with edge polarity control
- Interrupt proximity timer
- Module Freeze in Debug mode
- Seven user-selectable priority levels for each vector
- · Four user-selectable subpriority levels within each priority
- Dedicated shadow set for highest priority level
- Software can generate any interrupt
- · User-configurable interrupt vector table location
- · User-configurable interrupt vector spacing



Several of the registers cited in this section are not in the interrupt controller module. These registers (and Note: bits) are associated with the CPU. Details about them are available in Section 3.0 "CPU".

To avoid confusion, a typographic distinction is made for registers in the CPU. The register names in this section, and all other sections of this manual, are signified by uppercase letters only. The CPU register names are signified by upper and lowercase letters. For example, INTSTAT is an Interrupts register; whereas, IntCtl is a CPU register.

FIGURE 7-1:

© 2011 Microchip Technology Inc.

NOTES:

15.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS61122) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC32MX3XX/4XX devices support up to five input capture channels.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin

- Capture timer value on every edge (rising and falling)
- 3. Capture timer value on every edge (rising and falling), specified edge first.
- 4. Prescaler Capture Event modes
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts



FIGURE 15-1: INPUT CAPTURE BLOCK DIAGRAM

NOTES:

FIGURE 18-1: I^2C^{TM} BLOCK DIAGRAM (x = 1 OR 2)



REGISTER 26-2: DEVCEG1: DEVICE CONFIGURATION WORD 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1				
31:24	—	_	—	_	_	_	_	—				
00.40	R/P	r-1	r-1	R/P	R/P	R/P	R/P	R/P				
23:16	FWDTEN —		—	WDTPS<4:0>								
45.0	R/P	R/P	R/P	R/P	r-1	R/P	R/P	R/P				
15:8	FCKSM	1<1:0>	FPBDI	V<1:0>	— OSCIOFNC		POSCMOD<1:0>					
7.0	R/P	r-1	R/P	r-1	r-1	R/P	R/P	R/P				
7:0	IESO	_	FSOSCEN	— — FNOSC<2:0>								

Legend:

R = Readable bit

W = Writable bitP = Programmable bit r = Reserved bit U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-24 Reserved: Write '1'

bit 23 FWDTEN: Watchdog Timer Enable bit

1 = The WDT is enabled and cannot be disabled by software

0 = The WDT is not enabled; it can be enabled in software

- bit 22-21 Reserved: Write '1'
- bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

10100	=	1:1048576
10011	=	1:524288
10010	=	1:262144
10001	=	1:131072
10000	=	1:65536
01111	=	1:32768
01110	=	1:16384
01101	=	1:8192
01100	=	1:4096
01011	=	1:2048
01010	=	1:1024
01001	=	1:512
01000	=	1:256
00111	=	1:128
00110	=	1:64
00101	=	1:32
00100	=	1:16
00011	=	1:8
00010	=	1:4
00001	=	1:2
00000	_	1.1

00000 = 1:1

All other combinations not shown result in operation = '10100'

bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled

Note 1: Do not disable POSC (POSCMOD = 00) when using this oscillator source.

28.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

28.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

28.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

28.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

28.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

28.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

28.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

28.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

28.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.







TABLE 29-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHA	RACTER	ISTICS		JIREMENTS (MASTER MODE) Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp							
Param. No.	Symbol	Charact	eristics	Min. ⁽¹⁾	Max.	Units	Conditions				
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Трв * (BRG + 2)		μs					
			400 kHz mode	Трв * (BRG + 2)	—	μs	1 —				
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	—	μs					
IM11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)	—	μs					
			400 kHz mode	Трв * (BRG + 2)	—	μs	_				
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	—	μs					
IM20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be				
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF.				
			1 MHz mode ⁽²⁾		100	ns					
IM21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be				
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF.				
			1 MHz mode ⁽²⁾	—	300	ns					
IM25	TSU:DAT	Data Input	100 kHz mode	250	—	ns					
		Setup Time	400 kHz mode	100	—	ns	—				
			1 MHz mode ⁽²⁾	100		ns					
IM26	THD:DAT	Data Input	100 kHz mode	0	—	μs					
		Hold Time	400 kHz mode	0	0.9	μs					
			1 MHz mode ⁽²⁾	0	0.3	μs					
IM30	TSU:STA	Start Condition Setup Time	100 kHz mode	Трв * (BRG + 2)	—	μs	Only relevant for				
			400 kHz mode	Трв * (BRG + 2)	—	μs	Repeated Start condition.				
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	—	μs	condition.				
IM31	THD:STA	Start Condition Hold Time	100 kHz mode	Трв * (BRG + 2)	—	μs	After this period, the				
			400 kHz mode	Трв * (BRG + 2)	—	μs	first clock pulse is				
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	—	μs	generated.				
IM33	Tsu:sto	Stop Condition	100 kHz mode	Трв * (BRG + 2)	—	μs					
		Setup Time	400 kHz mode	Трв * (BRG + 2)	—	μs	1 _				
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	—	μs	-				
IM34	THD:STO	Stop Condition	100 kHz mode	Трв * (BRG + 2)	_	ns					
		Hold Time	400 kHz mode	Трв * (BRG + 2)	_	ns	1 _				
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	ns					
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	ns					
-		from Clock	400 kHz mode	_	1000	ns	1 _				
			1 MHz mode ⁽²⁾	—	350	ns	1				
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	The amount of time the				
			400 kHz mode	1.3	—	μs	bus must be free				
			1 MHz mode ⁽²⁾	0.5	—	μs	before a new transmission can start.				
IM50	Св	Bus Capacitive Lo	-		400	pF	_				
IM51	TPGD	Pulse Gobbler De	elay ⁽³⁾	52	312	ns	-				

Note 1: BRG is the value of the I^2C^{TM} Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: The typical value for this parameter is 104 ns.

TABLE 29-35: 10-BIT ADC CONVERSION RATE PARAMETERS⁽²⁾



Note 1: External VREF- and VREF+ pins must be used for correct operation.

2: These parameters are characterized, but not tested in manufacturing.

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B