

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	53
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx320f032h-40v-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin	Number ⁽	1)		Deff	
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Pin Type	Buffer Type	Description
CN0	48	74	B11	I	ST	Change notification inputs.
CN1	47	73	C10	-	ST	Can be software programmed for internal weak
CN2	16	25	K2	I	ST	pull-ups on all inputs.
CN3	15	24	K1	I	ST	
CN4	14	23	J2	I	ST	
CN5	13	22	J1	I	ST	
CN6	12	21	H2	I	ST	
CN7	11	20	H1	I	ST	
CN8	4	10	E3	I	ST	
CN9	5	11	F4	I	ST	
CN10	6	12	F2	I	ST	
CN11	8	14	F3	I	ST	
CN12	30	44	L8	Ι	ST	
CN13	52	81	C8	-	ST	
CN14	53	82	B8	Ι	ST	
CN15	54	83	D7	Ι	ST	
CN16	55	84	C7	Ι	ST	
CN17	31	49	L10	-	ST	
CN18	32	50	L11	-	ST	
CN19	_	80	D8	-	ST	
CN20	_	47	L9	-	ST	
CN21	_	48	K9	-	ST	
IC1	42	68	E9	I	ST	Capture inputs 1-5.
IC2	43	69	E10	I	ST	
IC3	44	70	D11	I	ST	
IC4	45	71	C11	-	ST	
IC5	52	79	A9	-	ST	
OCFA	17	26	L1	_	ST	Output Compare Fault A Input.
OC1	46	72	D9	0		Output Compare output 1.
OC2	49	76	A11	0	—	Output Compare output 2
OC3	50	77	A10	0		Output Compare output 3.
OC4	51	78	B9	0	—	Output Compare output 4.
OC5	52	81	C8	0		Output Compare output 5.
OCFB	30	44	L8		ST	Output Compare Fault B Input.
INT0	35,46	55,72	H9,D9		ST	External interrupt 0.
INT1	42	18	61	-	ST	External interrupt 1.
INT2	43	19	62	I	ST	External interrupt 2.
-	CMOS = CM ST = Schmitt TTL = TTL in	Trigger in				Analog = Analog input P = Power D = Output I = Input

TABLE 1-1:	PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

PIC32MX3XX/4XX

TABLE 1-				IONS (C	CONTINU	ED)						
	Pin	Number ⁽	1)	Pin	Buffer							
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Туре	Туре	Description						
PMD0	60	93	A4	I/O	TTL/ST	Parallel Master Port Data (De-multiplexed Master						
PMD1	61	94	B4	I/O	TTL/ST	mode) or Address/Data (Multiplexed Master modes						
PMD2	62	98	B3	I/O	TTL/ST							
PMD3	63	99	A2	I/O	TTL/ST	1						
PMD4	64	100	A1	I/O	TTL/ST	1						
PMD5	1	3	D3	I/O	TTL/ST	1						
PMD6	2	4	C1	I/O	TTL/ST							
PMD7	3	5	D2	I/O	TTL/ST	1						
PMD8	_	90	A5	I/O	TTL/ST							
PMD9		89	E6	I/O	TTL/ST							
PMD10	_	88	A6	I/O	TTL/ST	1						
PMD11		87	B6	I/O	TTL/ST							
PMD12		79	A9	I/O	TTL/ST							
PMD13	_	80	D8	I/O	TTL/ST							
PMD14		83	D7	I/O	TTL/ST							
PMD15		84	C7	I/O	TTL/ST							
PMRD	53	82	B8	0		Parallel Master Port Read Strobe.						
PMWR	52	81	C8	0	_	Parallel Master Port Write Strobe.						
PMALL	30	44	L8	0		Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes).						
PMALH	29	43	K7	0		Parallel Master Port Address Latch Enable high-byte (Multiplexed Master modes).						
Vbus	34	54	H8	I	Analog	USB Bus Power Monitor.						
Vusb	35	55	H9	Ρ	_	USB Internal Transceiver Supply. If the USB module is <i>not</i> used, this pin must be connected to VDD.						
VBUSON	11	20	H1	0	—	USB Host and OTG Bus Power Control Output.						
D+	37	57	H10	I/O	Analog	USB D+.						
D-	36	56	J11	I/O	Analog	USB D						
USBID	33	51	K10	I	ST	USB OTG ID Detect.						
ENVREG	57	86	A7	I	ST	Enable for On-Chip Voltage Regulator.						
TRCLK	—	91	C5	0	—	Trace Clock.						
TRD0	_	97	A3	0	_	Trace Data Bits 0-3.						
TRD1	_	96	C3	0	_							
TRD2	_	95	C4	0	—							
TRD3	—	92	B5	0	—							
PGED1	16	25	K2	I/O	ST	Data I/O pin for programming/debugging communication channel 1.						
PGEC1	15	24	K1	I ST Clock input pin for programming/debugging communication channel 1.								
	CMOS = CM ST = Schmitt TTL = TTL in	Trigger in				nalog = Analog input P = Power) = Output I = Input						

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

	Pin	Number ⁽	1)	Pin	Buffer	
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Ріп Туре	Туре	Description
PGED2	18	27	J3	I/O	ST	Data I/O pin for programming/debugging communication channel 2.
PGEC2	17	26	L1	I	ST	Clock input pin for programming/debugging communication channel 2.
MCLR	7	13	F1	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVdd	19	30	J4	Р	Р	Positive supply for analog modules. This pin must be connected at all times.
AVss	20	31	L3	Р	Р	Ground reference for analog modules.
Vdd	10, 26, 38	2, 16, 37, 46, 62	C2, C9, E5, F8, G5, H4, H6, K8	Ρ	_	Positive supply for peripheral logic and I/O pins.
Vcore/ Vcap	56	85	B7	Р	_	Capacitor for Internal Voltage Regulator.
Vss	9, 25, 41	15, 36, 45, 65, 75	A8, B10, D4, D5, E7, F10, F5, G6, G7, H3	Ρ		Ground reference for logic and I/O pins.
VREF+	16	29	K3	I	Analog	Analog voltage reference (high) input.
VREF-	15	28	L2	I	Analog	Analog voltage reference (low) input.
	CMOS = CM ST = Schmitt					nalog = Analog input P = Power) = Output I = Input

TABLE 1-1:	PINOUT I/O DESCRIPTIONS (CONTINUED)	
		oonnoed/	

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

FIGURE 4-4: MEMORY MAP ON RESET FOR PIC32MX340F128H, PIC32MX340F128L, PIC32MX440F128H AND PIC32MX440F128L DEVICES⁽¹⁾




TABLE 4-1: BUS MATRIX REGISTERS MAP

ess		6									Bits								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000		31:16				_		BMXCHEDMA	_	_	_	_		BMXERRIXI	BMXERRICD	BMXERRDMA	BMXERRDS	BMXERRIS	001F
2000	CON ⁽¹⁾	15:0	—	_	—	_	_	_	_	—	_	BMXWSDRM		—	_	BI	MXARB<2:0>		0042
2010		31:16	_		_			_	_	_	_	_		_		_	_	_	0000
2010	DKPBA ⁽¹⁾	15:0								BN	IXDKPBA	<15:0>							0000
		31:16	_		_			_	-	_	_	_		_		_	_	_	0000
2020	DUDBA ⁽¹⁾	15:0								BN	IXDUDBA	<15:0>							0000
		31:16																	0000
2030	DUPBA ⁽¹⁾	15:0		BMXDUPBA<15:0>															0000
	BMX	31:16																	xxxx
2040	DRMSZ	15:0								BN	IXDRMSZ	<31:0>							xxxx
		31:16		_	_	_	_	_	-	_	_	_	_	_		BMXPUPBA	\<19:16>		0000
2050	PUPBA ⁽¹⁾	15:0								BN	IXPUPBA	<15:0>							0000
	BMX	31:16																	xxxx
2060	PFMSZ	15:0		BMXPFMSZ<31:0>														xxxx	
0070	BMX	31:16							_	-									0000
2070	BOOTSZ	15:0								BM	XBOOTSZ	2<31:0>							3000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-17: COMPARATOR REGISTERS MAP⁽¹⁾

ss and an and a second se	7/11 26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
A000 CM1CON 15:0 ON COE CPOL	 	_	—	_								
15:0 ON COE CPOL					_	—	—	—	—	-	_	0000
	 	-	COUT	EVPO)L<1:0>	—	CREF	—	—	CCH	<1:0>	00C3
A010 CM2CON 31:16	 	-	—	_	—	_	—	—	_	—	_	0000
15:0 ON COE CPOL	 	-	COUT	EVPO)L<1:0>	—	CREF	_	—	CCH	<1:0>	00C3
A060 CMSTAT 31:16	 	-	—	_	—	—	_	_	_	_	_	0000
A000 CMISTAT 15:0 SIDL	 	_	_	_	_	_	—	_	_	C2OUT	C10UT	0000

as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-18: COMPARATOR VOLTAGE REFERENCE REGISTERS MAP⁽¹⁾

ess		ø								В	its								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
9800	CVRCON	31:16	—	—	—	—		—		—	—	—	-	—	-	—	—	_	0000
9000	CVRCON	15:0	ON	—	—	—	_	—	—	—	—	CVROE	CVRR	CVRSS		CVR	<3:0>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information.

TABLE 4-31:PORTF REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H, PIC32MX340F128H,
PIC32MX340F256H AND PIC32MX340F512H DEVICES ONLY⁽¹⁾

ess										Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6140	TRISF	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0140	INGF	15:0	-	—	—	—	—	—	—	—	—	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	07FF
6150	PORTF	31:16	_	—	_	—	—	_	_	—	_	—	—	_	_	_	—	_	0000
0150	FURIF	15:0	-	—	—	—	—	—	—	—	—	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6160	LATF	31:16	-	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	0000
6160	LAIF	15:0	—	—	—	—	—	_	_	—	—	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6170	ODCF	31:16		_	_	—	—	_		—	_	_	—		_	_	—	_	0000
0170	ODCF	15:0		_	—	—	—	_	—	—	_	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000
egeng	4. v -	- unknow	no value on	Pocot	unimplemen	ted read as	'0' Poset v	alues are sho	wn in hever	lectimal									

.egend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecima

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-32: PORTF REGISTERS MAP FOR PIC32MX420F032H, PIC32MX440F128H AND PIC2MX440F256H DEVICES ONLY⁽¹⁾

ess										Bi	ts								<i>"</i>
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6140	TRISF	31:16	—		—	—	—	—	—	—	—	—	—	—		—	—	—	0000
0140	IRISE	15:0	—	—	_	—	_	—	_	—	—	—	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	03FF
6150	PORTF	31:16			—	_	—	—	—	—	_	_	—	—	_	_	_	_	0000
0150	FURIF	15:0			-	_	—	-	—	-	-	_	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6160	LATE	31:16	-	_		_		_	_	_		_	_		_			_	0000
0100	LAII	15:0	-					-		-	-	—	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6170	ODCF	31:16	_	_		_		—		—		_	—		_	_			0000
3170	ODCF	15:0	-	_		_		_	_	_		_	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-35: CHANGE NOTICE AND PULL-UP REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY⁽¹⁾

| | Bits | | | | | |

 | |

 |
 | | |
 | | | |
 | |
|------------------|---------------------------|---|--|--|--|--
--
---|--
--

--
--|---|--
--
--|---|--|---|--|--|
| Register
Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10

 | 25/9 | 24/8

 | 23/7
 | 22/6 | 21/5 | 20/4
 | 19/3 | 18/2 | 17/1 | 16/0
 | All Resets |
| | 31:16 | — | _ | — | — | — | —

 | — | —

 | —
 | — | — | _
 | - | — | — | —
 | 0000 |
| | 15:0 | ON | _ | SIDL | _ | _ | _

 | — | —

 | —
 | _ | _ | _
 | _ | _ | _ | —
 | 0000 |
| | 31:16 | — | _ | _ | — | _ | _

 | _ | —

 | _
 | | CNEN21 | CNEN20
 | CNEN19 | CNEN18 | CNEN17 | CNEN16
 | 0000 |
| | 15:0 | CNEN15 | CNEN14 | CNEN13 | CNEN12 | CNEN11 | CNEN10

 | CNEN9 | CNEN8

 | CNEN7
 | CNEN6 | CNEN5 | CNEN4
 | CNEN3 | CNEN2 | CNEN1 | CNEN0
 | 0000 |
| | 31:16 | — | _ | _ | _ | _ | _

 | — | —

 | —
 | _ | CNPUE21 | CNPUE20
 | CNPUE19 | CNPUE18 | CNPUE17 | CNPUE16
 | 0000 |
| INPUE - | 15:0 | CNPUE15 | CNPUE14 | CNPUE13 | CNPUE12 | CNPUE11 | CNPUE10

 | CNPUE9 | CNPUE8

 | CNPUE7
 | CNPUE6 | CNPUE5 | CNPUE4
 | CNPUE3 | CNPUE2 | CNPUE1 | CNPUE1
 | 0000 |
| N | ICON -
NEN -
IPUE - | umage umage ICON 31:16 15:0 31:16 NEN 31:16 15:0 31:16 IPUE 31:16 | Big Big 31/15 ICON 31:16 — 15:0 ON 31:16 NEN 31:16 — 15:0 CNEN15 31:16 IPUE 31:16 — 15:0 CNPUE15 | Image: Second | Image: Second | Image: Second | See Sail Sail <ths< td=""><td>Image: Second second</td><td>See Sail <ths< td=""><td>See Sail <ths< td=""><td>B 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 ICON 31:16 -</td><td>by by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 ICON 31:16 </td><td>New 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 1CON 31:16 - <td< td=""><td>by xi xi/15 xi/14 xi/14 xi/12 xi/11 xi/11</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 ICON 31:16 -</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 ICON 31:16 -</td><td>$\frac{5}{20}$</td><td>$\frac{5}{20}$</td></td<></td></ths<></td></ths<></td></ths<> | Image: Second | See Sail Sail <ths< td=""><td>See Sail <ths< td=""><td>B 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 ICON 31:16 -</td><td>by by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 ICON 31:16 </td><td>New 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 1CON 31:16 - <td< td=""><td>by xi xi/15 xi/14 xi/14 xi/12 xi/11 xi/11</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 ICON 31:16 -</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 ICON 31:16 -</td><td>$\frac{5}{20}$</td><td>$\frac{5}{20}$</td></td<></td></ths<></td></ths<> | See Sail Sail <ths< td=""><td>B 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 ICON 31:16 -</td><td>by by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 ICON 31:16 </td><td>New 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 1CON 31:16 - <td< td=""><td>by xi xi/15 xi/14 xi/14 xi/12 xi/11 xi/11</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 ICON 31:16 -</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 ICON 31:16 -</td><td>$\frac{5}{20}$</td><td>$\frac{5}{20}$</td></td<></td></ths<> | B 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 ICON 31:16 - | by by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 ICON 31:16 | New 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 1CON 31:16 - <td< td=""><td>by xi xi/15 xi/14 xi/14 xi/12 xi/11 xi/11</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 ICON 31:16 -</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 ICON 31:16 -</td><td>$\frac{5}{20}$</td><td>$\frac{5}{20}$</td></td<> | by xi xi/15 xi/14 xi/14 xi/12 xi/11 xi/11 | by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 ICON 31:16 - | by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 ICON 31:16 - | $ \frac{5}{20} $ | $ \frac{5}{20} $ |

Legend unimplemented, read as '0'. Reset values are shown in hexadecimal

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information

TABLE 4-36: CHANGE NOTICE AND PULL-UP REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H, PIC32MX340F128H, PIC32MX340F256H, PIC32MX340F512H, PIC32MX420F032H, PIC32MX440F128H, PIC32MX440F256H AND PIC32MX440F512H DEVICES ONLY⁽¹⁾

ess				Bits															
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
61C0	CNCON	31:16	_	-	_	—	-	_	_	_	_	-	_	_		—	—	_	0000
6100	CINCOIN	15:0	ON	_	SIDL	—	_	_	_	_	_	_	_	_	_	—	_	_	0000
C4 D0		31:16	—	—		—		_	_	_	_		_	_		CNEN18	CNEN17	CNEN16	0000
61D0	CNEN	15:0	CNEN15	CNEN14	CNEN13	CNEN12	CNEN11	CNEN10	CNEN9	CNEN8	CNEN7	CNEN6	CNEN5	CNEN4	CNEN3	CNEN2	CNEN1	CNEN0	0000
0450		31:16	—	_	—	—	_	_	—	_	_		_	_		CNPUE18	CNPUE17	CNPUE16	0000
61E0	CNPUE	15:0	CNPUE15	CNPUE14	CNPUE13	CNPUE12	CNPUE11	CNPUE10	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE1	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information

TABLE 4-37: PARALLEL MASTER PORT REGISTERS MAP⁽¹⁾

Bits																			
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
7000	PMCON	31:16	_	_	_	_	—	-	—	_	_	_	_		—			_	0000
1000		15:0	ON	—	SIDL	ADRML	JX<1:0>	PMPTTL	PTWREN	PTRDEN	CSF<	<1:0>	ALP	CS2P	CS1P		WRSP	RDSP	0000
7010	PMMODE	31:16	—	—	—	-	—	-	—	—	—	-	-	-	—	-	-	_	0000
7010	15:0		BUSY IRQM<1:0> INCM<1:0>			MODE16 MODE<1:0> WAITB<1:0			3<1:0>	WAITM<3:0>				WAITE<1:0>		0000			
7020	PMADDR	31:16	-	-		-	-		-	-	-	-			-			-	0000
1020	FINADDR	15:0	CS2EN/A15	CS1EN/A14							ADDR	<13:0>							0000
7030	PMDOUT	31:16	DATAOUT<31:0>												0000				
1050	T MIDOUT	15:0								DAIAOU	1<31.02								0000
7040	PMDIN	31:16	0000													0000			
7040		15:0	DATAIN<31:0>												0000				
7050	PMAEN	31:16	-	-		-	-		-	-	-	-			-			-	0000
7050	FINALIN	15:0								PTEN<	:15:0>								0000
7060	PMSTAT	31:16			_	_	—	_	—			_	_	_	—	_	_		0000
1000	FINISTAL	15:0	IBF	IBOV	—	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	—	—	OB3E	OB2E	OB1E	OB0E	008F
Legend	1: x = u			-	nimplement	ed. read as '			wn in hexade		UDE	0201			CDOL	ODEL	UDIE	CDOL	0001

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-38: PROGRAMMING AND DIAGNOSTICS REGISTERS MAP

ess		a	Bits												6				
Virtual Addres (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
F200	DDPCON	31:16	—	_	—	—	—	—	—	—	—	—	—	—	—	—	—	_	0000
F200	DDFCON	15:0			_	_	—	—	_	—	_	_	_	—	JTAGEN	TROEN	_		0008

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

13.0 TIMER1

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS61105) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This family of PIC32MX devices features one synchronous/asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the Secondary Oscillator (Sosc) for real-time clock applications. The following modes are supported:

- Synchronous Internal Timer
- Synchronous Internal Gated Timer
- Synchronous External Timer
- Asynchronous External Timer

13.1 Additional Supported Features

- · Selectable clock prescaler
- Timer operation during CPU Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)




FIGURE 13-1: TIMER1 BLOCK DIAGRAM⁽¹⁾

PIC32MX3XX/4XX

NOTES:

22.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS61104) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32MX3XX/4XX 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- Up to 1000 kilo samples per second (ksps) conversion speed
- Up to 16 analog input pins
- External voltage reference input pins
- One unipolar, differential Sample-and-Hold Amplifier (SHA)

- Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- Selectable Buffer Fill modes
- Eight conversion result format options
- · Operation during CPU Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 22-1. The 10-bit ADC has 16 analog input pins, designated AN0-AN15. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.

The analog inputs are connected through two multiplexers (MUXs) to one SHA. The analog input MUXs can be switched between two sets of analog inputs between conversions. Unipolar differential conversions are possible on all channels, other than the pin used as the reference, using a reference input pin (see Figure 22-1).

The Analog Input Scan mode sequentially converts user-specified channels. A control register specifies which analog input channels will be included in the scanning sequence.

The 10-bit ADC is connected to a 16-word result buffer. Each 10-bit result is converted to one of eight, 32-bit output formats when it is read from the result buffer.




FIGURE 22-1: ADC1 MODULE BLOCK DIAGRAM

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- On any form of device Reset.
- On a WDT time-out. See Section 26.2 "Watchdog Timer (WDT)".

If the interrupt priority is lower than or equal to current priority, the CPU will remain halted, but the PBCLK will start running and the device will enter into Idle mode.

Note: There is no FRZ mode for this module.

25.3.2 IDLE MODE

In the Idle mode, the CPU is halted but the System clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is halted. Peripherals can be individually configured to halt when entering Idle by setting their respective SIDL bit. Latency when exiting Idle mode is very low due to the CPU oscillator source remaining active.

PBCLK divider Note: Changing the ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in PB divisor ratio. Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to

> LPRC just prior to entering Sleep in order to save power. No oscillator start-up delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator startup/lock delays would be applied.

The device enters Idle mode when the SLPEN (OSCCON<4>) bit is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of CPU. If the priority of the interrupt event is lower than or equal to current priority of CPU, the CPU will remain halted and the device will remain in Idle mode.
- On any source of device Reset.
- On a WDT time-out interrupt. See Section 26.2 "Watchdog Timer (WDT)".

25.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK-to-PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as USB, Interrupt Controller, DMA, Bus Matrix and Prefetch Cache are clocked directly from SYSCLK, as a result, they are not affected by PBCLK divisor changes

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements such as baud rate accuracy should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

28.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

28.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

28.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

28.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

28.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

PIC32MX3XX/4XX

FIGURE 29-9: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 29-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAF	RACTERIS	rics	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature-40°C ≤TA ≤+85°C for Industrial-40°C ≤TA ≤+105°C for V-Temp							
Param No.	Symbol	bol Characteristics ⁽¹⁾		Typical ⁽²⁾	Max	Units	Conditions			
OC15	TFD	FD Fault Input to PWM I/O Change		—	25	ns	_			
OC20	DC20 TFLT Fault Input Pulse Width		50	—	_	ns	—			

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.




TABLE 29-28: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	RACTERIST	īCS	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature-40°C ≤TA ≤+85°C for Industrial-40°C ≤TA ≤+105°C for V-Temp							
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions			
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tsck/2	_		ns	_			
SP11	TscH	SCKx Output High Time ⁽³⁾	Tsck/2	—		ns	—			
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	_	—	_	ns	See parameter DO32			
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	_	_	_	ns	See parameter DO31			
SP30	TDOF	SDOx Data Output Fall Time ⁽⁴⁾	_	—	_	ns	See parameter DO32			
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾	_	—	_	ns	See parameter DO31			
SP35	TscH2doV,	SDOx Data Output Valid after	_	—	15	ns	VDD > 2.7V			
	TscL2doV	SCKx Edge	_	—	20	ns	Vdd < 2.7V			
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10	_		ns	_			
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	—		ns	—			

Note 1: These parameters are characterized, but not tested in manufacturing.


2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER	S
Dimensior	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

PIC32MX3XX/4XX

NOTES:

Revision H (May 2011)

The revision includes the following global update:

- All references to VDDCORE/VCAP have been changed to: VCORE/VCAP
- Added references to the new V-Temp temperature range: -40°C to +105°C

This revision also includes minor typographical and formatting changes throughout the data sheet text. Major updates are referenced by their respective section in the following table.

Section Name	Update Description
Section 1.0 "Device Overview"	Updated the VBUS description in Table 1-1: "Pinout I/O Descriptions".
Section 4.0 "Memory Organization"	Added Note 2 and changed the RIPL<2:0> bits to SRIPL<2:0> in the Interrupt Register Map tables (see Table 4-2 through Table 4-6.
	Added Note 2 to the Timer1-5 Register Map (see Table 4-7).
	Updated the All Resets value for I2C1CON<15:0> and I2C2CON<15:0> in the I2C1 and I2C2 Register Map (see Table 4-10).
	Updated the All Resets value for SPI1STAT<15:0> and SPI2STAT<15:0> in the SPI1 and SPI2 Register Map (see Table 4-12).
	Updated the All Resets value for CM1CON<15:0> and CM2CON<15:0> in the Comparator Register Map (see Table 4-17).
	Renamed the RCDIV<2:0> bits to FRCDIV<2:0> and the LOCK bit to SLOCK in the OSCCON register, and added Note 3 and the SYSKEYregister to the System Control Registers Map (see Table 4-20).
	Updated the All Resets value for the PMSTAT register in the Parallel Master Port Register Map (see Table 4-37).
	Updated the All Resets value for CHECON<15:0> and CHETAG<15:0> in the Prefetch Register Map (see Table 4-39).
	Renamed FUPLLEN, FUPLLIDIV, and FPLLMULT in the DEVCFG2 register to: UPLLEN, UPLLIDIV, and FPLLMUL, respectively in the Device Configuration Word Summary (see Table 4-41).
	Added Notes 1 through 4 to the USB Register Map (see Table 4-43).
Section 5.0 "Flash Program Memory"	Added a note on Flash LVD Delay and Example 5-1.
Section 8.0 "Oscillator Configuration"	Updated the PIC32MX3XX/4XX Family Clock Diagram (see Figure 8-1).
Section 11.0 "USB On-The-Go (OTG)"	Updated the PIC32MX3XX/4XX Family USB Interface Diagram (see Figure 11-1).
Section 16.0 "Output Compare"	Updated the Output Compare Module Block Diagram (see Figure 16-1).
Section 22.0 "10-bit Analog-to-Digital Converter (ADC)"	Updated the ADC Conversion Clock Period Block Diagram (see Figure 22-2).
Section 26.0 "Special Features"	Renamed FUPLLEN, FUPLLIDIV, and FPLLMULT in the DEVCFG2 register to: UPLLEN, UPLLIDIV, and FPLLMUL, respectively (see Register 26-3).

TABLE A-3: MAJOR SECTION UPDATES

TABLE A-3: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 29.0 "Electrical Characteristics"	Added the new V-Temp temperature range (-40°C to +105°C) to the heading of all specification tables.
	Updated the Ambient temperature under bias, updated the Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V, and added Voltage on VBUs with respect to Vss in Absolute Maximum Ratings.
	Added the characteristic, DC5a to Operating MIPS vs. Voltage (see Table 29-1).
	Updated or added the following parameters to the Operating Current (IDD) DC Characteristics: DC20, DC23, DC24c, DC25d, DC26c (see Table 29-5).
	Added the following parameters to the Idle Current (IIDLE) DC Characteristics: DC30c, DC31c, DC32c, DS33c, DC34c, DC35c, and DC36c (see Table 29-6).
	Added the following parameters to the Power-down Current (IPD) DC Characteristics: DC40g, DC40h, DC40i, DC41g, DC41h, DC42g, DC42h, DC42i, DC43h, and DC43i (see Table 29-7).
	Added the Brown-out Reset (BOR) Electrical Characteristics (see Table 29-10).
	Removed all Conditions from the Program Memory DC Characteristics (see Table 29-11).
	Removed the AC Characteristics voltage reference table (Table 29-15).
	Added Note 2 to the PLL Clock Timing Specifications (see Table 29-18).
	Updated the OC/PWM Module Timing Characteristics (see Figure 29-9).
	Added parameter IM51 and Note 3 to the I2Cx Bus Data Timing Requirements (Master Mode) (see Table 29-32).
	Added parameter numbers (AD13, AD14, and AD15) to the ADC Module Specifications (see Table 29-34).
	Updated the 10-bit ADC Conversion Rate Parameters (see Table 29-35).
	Updated parameter AD57 (TSAMP) in the Analog-to-Digital Conversion Timing Requirements (see Table 29-36).
	Updated the Conditions for parameters USB313, USB318, and USB319 in the OTG Electrical Specifications (see Table 29-40).
Section 30.0 "Packaging Information"	Updated the 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] packing diagram.
Product Identification System	Added the new V-Temp (V) temperature information.