

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I²C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	53
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mx320f032ht-40v-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic32mx320f032ht-40v-pt</a>

# PIC32MX3XX/4XX

---

**TABLE 3: PIN NAMES: PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F128L, AND PIC32MX360F512L DEVICES**

Pin Number	Full Pin Name
A1	PMD4/RE4
A2	PMD3/RE3
A3	TRD0/RG13
A4	PMD0/RE0
A5	PMD8/RG0
A6	PMD10/RF1
A7	ENVREG
A8	Vss
A9	IC5/PMD12/RD12
A10	OC3/RD2
A11	OC2/RD1
B1	No Connect (NC)
B2	RG15
B3	PMD2/RE2
B4	PMD1/RE1
B5	TRD3/RA7
B6	PMD11/RF0
B7	VCAP/VCORE
B8	PMRD/CN14/RD5
B9	OC4/RD3
B10	Vss
B11	SOSCO/T1CK/CN0/RC14
C1	PMD6/RE6
C2	VDD
C3	TRD1/RG12
C4	TRD2/RG14
C5	TRCLK/RA6
C6	No Connect (NC)
C7	PMD15/CN16/RD7
C8	OC5/PMWR/CN13/RD4
C9	VDD
C10	SOSCI/CN1/RC13
C11	IC4/PMCS1/PMA14/RD11
D1	T2CK/RC1
D2	PMD7/RE7
D3	PMD5/RE5
D4	Vss
D5	Vss
D6	No Connect (NC)
D7	PMD14/CN15/RD6
D8	PMD13/CN19/RD13
D9	OC1/RD0
D10	No Connect (NC)
D11	IC3/PMCS2/PMA15/RD10
E1	T5CK/RC4
E2	T4CK/RC3
E3	SCK2/PMA5/CN8/RG6
E4	T3CK/RC2
E5	VDD
E6	PMD9/RG1
E7	Vss

Pin Number	Full Pin Name
E8	INT4/RA15
E9	RTCC/IC1/RD8
E10	IC2/RD9
E11	INT3/RA14
F1	MCLR
F2	SDO2/PMA3/CN10/RG8
F3	SS2/PMA2/CN11/RG9
F4	SDI2/PMA4/CN9/RG7
F5	Vss
F6	No Connect (NC)
F7	No Connect (NC)
F8	VDD
F9	OSC1/CLKI/RC12
F10	Vss
F11	OSC2/CLKO/RC15
G1	INT1/RE8
G2	INT2/RE9
G3	TMS/RA0
G4	No Connect (NC)
G5	VDD
G6	Vss
G7	Vss
G8	No Connect (NC)
G9	TDO/RA5
G10	SDA2/RA3
G11	TDI/RA4
H1	AN5/C1IN+/CN7/RB5
H2	AN4/C1IN-/CN6/RB4
H3	Vss
H4	VDD
H5	No Connect (NC)
H6	VDD
H7	No Connect (NC)
H8	SDI1/RF7
H9	SCK1/INT0/RF6
H10	SCL1/RG2
H11	SCL2/RA2
J1	AN3/C2IN+/CN5/RB3
J2	AN2/C2IN-/SS1/CN4/RB2
J3	PGED2/AN7/RB7
J4	AVDD
J5	AN11/PMA12/RB11
J6	TCK/RA1
J7	AN12/PMA11/RB12
J8	No Connect (NC)
J9	No Connect (NC)
J10	SDO1/RF8
J11	SDA1/RG3
K1	PGEC1/AN1/CN3/RB1
K2	PGED1/AN0/CN2/RB0
K3	VREF+/CVREF+/PMA6/RA10

## 1.0 DEVICE OVERVIEW


- Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC32 Family Reference Manual", which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).
- 2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

This document contains device-specific information for the PIC32MX3XX/4XX devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MX3XX/4XX family of devices.

Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

**FIGURE 1-1: BLOCK DIAGRAM<sup>(1,2)</sup>**



## 2.9 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the Analog-to-Digital input pins (ANx) as “digital” pins by setting all bits in the ADPCFG register.

The bits in this register that correspond to the Analog-to-Digital pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain Analog-to-Digital pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all Analog-to-Digital pins being recognized as analog input pins, resulting in the port value being read as a logic ‘0’, which may affect user application functionality.

## 2.10 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternately, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

## 3.0 CPU

- Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2. "CPU"** (DS61113) of the "*PIC32 Family Reference Manual*", which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)). Resources for the MIPS32® M4K® Processor Core are available at: [www.mips.com/products/cores/32-64-bit-cores/mips32-m4k/](http://www.mips.com/products/cores/32-64-bit-cores/mips32-m4k/).
- 2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.


The MIPS32® M4K® Processor Core is the heart of the PIC32MX3XX/4XX family processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

### 3.1 Features

- 5-stage pipeline
- 32-bit Address and Data Paths
- MIPS32 Enhanced Architecture (Release 2)
  - Multiply-Accumulate and Multiply-Subtract Instructions
  - Targeted Multiply Instruction
  - Zero/One Detect Instructions
  - WAIT Instruction
  - Conditional Move Instructions (MOVN, MOVZ)
  - Vectored interrupts
  - Programmable exception vector base

- Atomic interrupt enable/disable
- GPR shadow registers to minimize latency for interrupt handlers
- Bit field manipulation instructions
- MIPS16e® Code Compression
  - 16-bit encoding of 32-bit instructions to improve code density
  - Special PC-relative instructions for efficient loading of addresses and constants
  - SAVE & RESTORE macro instructions for setting up and tearing down stack frames within subroutines
  - Improved support for handling 8 and 16-bit data types
- Simple Fixed Mapping Translation (FMT) mechanism
- Simple Dual Bus Interface
  - Independent 32-bit address and data busses
  - Transactions can be aborted to improve interrupt latency
- Autonomous Multiply/Divide Unit
  - Maximum issue rate of one 32x16 multiply per clock
  - Maximum issue rate of one 32x32 multiply every other clock
  - Early-in iterative divide. Minimum 11 and maximum 34 clock latency (dividend (rs) sign extension-dependent)
- Power Control
  - Minimum frequency: 0 MHz
  - Low-Power mode (triggered by WAIT instruction)
  - Extensive use of local gated clocks
- EJTAG Debug and Instruction Trace
  - Support for single stepping
  - Virtual instruction and data address/value breakpoints
  - PC tracing with trace compression

**FIGURE 3-1: MIPS® M4K® BLOCK DIAGRAM**



**TABLE 4-11: UART1-2 REGISTERS MAP**

Virtual Address (BF80_#)	Register Name	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
6000	U1MODE <sup>(1)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	ON	—	SIDL	IREN	RTSMD	—	UEN<1:0>		WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL<1:0>		STSEL	0000
6010	U1STA <sup>(1)</sup>	31:16	—	—	—	—	—	—	ADM_EN	ADDR<7:0>									0000
		15:0	UTXISEL<1:0>		UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>		ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6020	U1TXREG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	TX8	Transmit Register								0000
6030	U1RXREG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	RX8	Receive Register								0000
6040	U1BRG <sup>(1)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	BRG<15:0>																0000
6200	U2MODE <sup>(1)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	IREN	RTSMD	—	UEN<1:0>		WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL<1:0>		STSEL	0000
6210	U2STA <sup>(1)</sup>	31:16	—	—	—	—	—	—	ADM_EN	ADDR<7:0>									0000
		15:0	UTXISEL<1:0>		UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>		ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6220	U2TXREG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	TX8	Transmit Register								0000
6230	U2RXREG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	RX8	Receive Register								0000
6240	U2BRG <sup>(1)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	BRG<15:0>																0000

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**TABLE 4-13: ADC REGISTERS MAP (CONTINUED)**

Virtual Address (BF80_#)	Register Name	Bit Range	Bits															All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
9110	ADC1BUFA	31:16	ADC Result Word A (ADC1BUFA<31:0>)															0000
		15:0																0000
9120	ADC1BUFB	31:16	ADC Result Word B (ADC1BUFB<31:0>)															0000
		15:0																0000
9130	ADC1BUFC	31:16	ADC Result Word C (ADC1BUFC<31:0>)															0000
		15:0																0000
9140	ADC1BUFD	31:16	ADC Result Word D (ADC1BUFD<31:0>)															0000
		15:0																0000
9150	ADC1BUFE	31:16	ADC Result Word E (ADC1BUFE<31:0>)															0000
		15:0																0000
9160	ADC1BUFF	31:16	ADC Result Word F (ADC1BUFF<31:0>)															0000
		15:0																0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**TABLE 4-29: PORTF REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L AND PIC32MX360F512L DEVICES ONLY<sup>(1)</sup>**

Virtual Address (BF88 #)	Register Name	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
6140	TRISF	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	TRISF13	TRISF12	—	—	—	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
6150	PORTF	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	RF13	RF12	—	—	—	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6160	LATF	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	LATF13	LATF12	—	—	—	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6170	ODCF	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	ODCF13	ODCF12	—	—	—	ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See [Section 12.1.1 “CLR, SET and INV Registers”](#) for more information.

**TABLE 4-30: PORTF REGISTERS MAP FOR PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY<sup>(1)</sup>**

Virtual Address (BF88 #)	Register Name	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
6140	TRISF	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	TRISF13	TRISF12	—	—	—	TRISF8	—	—	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	313F
6150	PORTF	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	RF13	RF12	—	—	—	RF8	—	—	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6160	LATF	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	LATF13	LATF12	—	—	—	LATF8	—	—	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6170	ODCF	31:16	—	—	—	—	—	—	—	ODCF8	—	—	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000
		15:0	—	—	ODCF13	ODCF12	—	—	—	ODCF8	—	—	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See [Section 12.1.1 “CLR, SET and INV Registers”](#) for more information.

**TABLE 4-39: PREFETCH REGISTERS MAP**

Virtual Address (BF88 <sub>#</sub> )	Register Name	Bit Range	Bits															All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
4000	CHECON <sup>(1)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	CHECOH	0000
		15:0	—	—	—	—	—	—	DCSZ<1:0>	—	—	PREFEN<1:0>	—	—	PFMWS<2:0>	—	—	0007
4010	CHEACC <sup>(1)</sup>	31:16	CHEWEN	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	CHEIDX<3:0>	—	00xx
4020	CHETAG <sup>(1)</sup>	31:16	LTAGBOOT	—	—	—	—	—	—	—	—	—	—	—	—	LTAG<23:16>	—	xxxx0
		15:0	—	—	—	—	—	—	LTAG<15:4>	—	—	—	—	—	LVALID	LLOCK	LTYPE	—
4030	CHEMSK <sup>(1)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	LMASK<15:5>	—	—	—	—	—	—	—	—	—	xxxxx
4040	CHEW0	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
4050	CHEW1	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
4060	CHEW2	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
4070	CHEW3	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
4080	CHELRU	31:16	—	—	—	—	—	—	—	—	—	—	—	—	CHELRU<24:16>	—	0000	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
4090	CHEHIT	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
40A0	CHEMIS	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
40C0	CHEPFABT	31:16	—	—	—	—	—	—	—	—	—	—	—	—	CHEPFABT<31:0>	—	xxxxx	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.

TABLE 4-43: USB REGISTERS MAP<sup>(1)</sup>

Virtual Address (BF88_#)	Register Name	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
5040	U1OTG IR <sup>(2)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
		15:0	—	—	—	—	—	—	—	—	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVIF	SESENDIF	—	VBUSVDIF 0000	
5050	U1OTG IE	31:16	—	—	—	—	—	—	—	—	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVIE	SESENDIE	—	VBUSVDIE 0000	
		15:0	—	—	—	—	—	—	—	—	ID	—	LSTATE	—	SESVD	SESEND	—	VBUSVD 0000	
5060	U1OTG STAT <sup>(3)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	ID	—	LSTATE	—	SESVD	SESEND	—	VBUSVD 0000	
5070	U1OTG CON	31:16	—	—	—	—	—	—	—	—	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUUSDIS 0000	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
5080	U1PWRC	31:16	—	—	—	—	—	—	—	—	UACTPND <sup>(4)</sup>	—	—	—	USLPGRD	—	—	USUSPEND 0000	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	USBPWR 0000	
5200	U1IR <sup>(2)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF 0000	
5210	U1IE	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE 0000	
5220	U1EIR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF 0000	
5230	U1EIE	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE 0000	
5240	U1STAT <sup>(3)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	DIR	PPBI	—	0000	
		15:0	—	—	—	—	—	—	—	—	ENDPT<3:0> <sup>(4)</sup>				—	—	—	0000	
5250	U1CON	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	JSTATE <sup>(4)</sup>	SE0 <sup>(4)</sup>	PKTDIS	USBRST	HOSTEN	RESUME	PPBRST	USBEN 0000	
5260	U1ADDR	31:16	—	—	—	—	—	—	—	—	LSPDEN	DEVADDR<6:0>							0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
5270	U1BDTP1	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: This register does not have associated CLR, SET, and INV registers.

3: All bits in this register are read-only; therefore, CLR, SET, and INV registers are not supported.

4: The reset value for this bit is undefined.

# **PIC32MX3XX/4XX**

---

---

## **NOTES:**

## 28.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers and dsPIC® digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C for Various Device Families
  - MPASM™ Assembler
  - MPLINK™ Object Linker/  
MPLIB™ Object Librarian
  - MPLAB Assembler/Linker/Librarian for  
Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit™ 3 Debug Express
- Device Programmers
  - PICkit™ 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards,  
Evaluation Kits, and Starter Kits

## 28.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

**TABLE 29-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS**

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)				
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions
DI10	VIL	<b>Input Low Voltage</b>					
		I/O pins:					
		with TTL Buffer	Vss	—	0.15 VDD	V	<b>(Note 4)</b>
		with Schmitt Trigger Buffer	Vss	—	0.2 VDD	V	<b>(Note 4)</b>
		MCLR	Vss	—	0.2 VDD	V	<b>(Note 4)</b>
		OSC1 (XT mode)	Vss	—	0.2 VDD	V	<b>(Note 4)</b>
		OSC1 (HS mode)	Vss	—	0.2 VDD	V	<b>(Note 4)</b>
DI18		SDAx, SCLx	Vss	—	0.3 VDD	V	SMBus disabled <b>(Note 4)</b>
		SDAx, SCLx	Vss	—	0.8	V	SMBus enabled <b>(Note 4)</b>
DI20	VIH	<b>Input High Voltage</b>					
		I/O pins:					
		with Analog Functions	0.8 VDD	—	VDD	V	<b>(Note 4)</b>
		Digital Only	0.8 VDD	—	VDD	V	<b>(Note 4)</b>
		with TTL Buffer	0.25VDD + 0.8V	—	5.5	V	<b>(Note 4)</b>
		with Schmitt Trigger Buffer	0.8 VDD	—	5.5	V	<b>(Note 4)</b>
		MCLR	0.8 VDD	—	VDD	V	<b>(Note 4)</b>
DI25		OSC1 (XT mode)	0.7 VDD	—	VDD	V	<b>(Note 4)</b>
DI26		OSC1 (HS mode)	0.7 VDD	—	VDD	V	<b>(Note 4)</b>
DI27		SDAx, SCLx	0.7 VDD	—	5.5	V	SMBus disabled <b>(Note 4)</b>
DI28		SDAx, SCLx	2.1	—	5.5	V	SMBus enabled, 2.3V ≤ VPIN ≤ 5.5 <b>(Note 4)</b>
DI30	ICNPU	<b>CNxx Pull up Current</b>	50	250	400	µA	VDD = 3.3V, VPIN = VSS
DI50	IIL	<b>Input Leakage Current</b>					<b>(Note 3)</b>
		I/O Ports	—	—	±1	µA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
		Analog Input Pins	—	—	±1	µA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
		MCLR	—	—	±1	µA	Vss ≤ VPIN ≤ VDD
DI55		OSC1	—	—	±1	µA	Vss ≤ VPIN ≤ VDD, XT and HS modes

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3:** Negative current is defined as current sourced by the pin.
- 4:** This parameter is characterized, but not tested in manufacturing.

# PIC32MX3XX/4XX

---


**TABLE 29-17: EXTERNAL CLOCK TIMING REQUIREMENTS**

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)				
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions
OS10	Fosc	External CLK1 Frequency (External clocks allowed only in EC and ECPLL modes)	DC 4	— —	50 <sup>(3)</sup> 50 <sup>(5)</sup>	MHz MHz	EC ( <b>Note 5</b> ) ECPLL ( <b>Note 4</b> )
OS11		Oscillator Crystal Frequency	3	—	10	MHz	XT ( <b>Note 5</b> )
OS12			4	—	10	MHz	XTPLL ( <b>Notes 4, 5</b> )
OS13			10	—	25	MHz	HS ( <b>Note 5</b> )
OS14			10	—	25	MHz	HSPLL ( <b>Notes 4, 5</b> )
OS15			32	32.768	100	kHz	SOSC ( <b>Note 5</b> )
OS20	Tosc	Tosc = 1/Fosc = TCY <sup>(2)</sup>	—	—	—	—	See parameter OS10 for Fosc value
OS30	TosL, TosH	External Clock In (OSC1) High or Low Time	0.45 x Tosc	—	—	ns	EC ( <b>Note 5</b> )
OS31	TosR, TosF	External Clock In (OSC1) Rise or Fall Time	—	—	0.05 x Tosc	ns	EC ( <b>Note 5</b> )
OS40	Tost	Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and Sosc Clock Oscillator modes)	—	1024	—	Tosc	( <b>Note 5</b> )
OS41	TFSCM	Primary Clock Fail Safe Time-out Period	—	2	—	ms	( <b>Note 5</b> )
OS42	GM	External Oscillator Transconductance	—	12	—	mA/V	VDD = 3.3V TA = +25°C ( <b>Note 5</b> )

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are not tested.

- 2:** Instruction cycle period (TCY) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLK1 pin.
- 3:** 40 MHz maximum for PIC32MX320F032H and PIC32MX420F032H devices.
- 4:** PLL input requirements: 4 MHz  $\leq$  FPLLIN  $\leq$  5 MHz (use PLL prescaler to reduce Fosc). This parameter is characterized, but tested at 10 MHz only at manufacturing.
- 5:** This parameter is characterized, but not tested in manufacturing.

**FIGURE 29-12: SPI<sub>x</sub> MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS**



**TABLE 29-30: SPI<sub>x</sub> MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS**

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +105°C for V-Temp				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions
SP70	TscL	SCKx Input Low Time <sup>(3)</sup>	Tsck/2	—	—	ns	—
SP71	TscH	SCKx Input High Time <sup>(3)</sup>	Tsck/2	—	—	ns	—
SP72	TscF	SCKx Input Fall Time	—	—	—	ns	See parameter DO32
SP73	TscR	SCKx Input Rise Time	—	—	—	ns	See parameter DO31
SP30	TdoF	SDOx Data Output Fall Time <sup>(4)</sup>	—	—	—	ns	See parameter DO32
SP31	TdoR	SDOx Data Output Rise Time <sup>(4)</sup>	—	—	—	ns	See parameter DO31
SP35	Tsch2dov, TscL2dov	SDOx Data Output Valid after SCKx Edge	—	—	15	ns	VDD > 2.7V
			—	—	20	ns	VDD < 2.7V
SP40	Td1v2sch, Tdi1v2scl	Setup Time of SDIx Data Input to SCKx Edge	10	—	—	ns	—
SP41	Tsch2dil, TscL2dil	Hold Time of SDIx Data Input to SCKx Edge	10	—	—	ns	—
SP50	Tssl2sch, Tssl2scl	SSx ↓ to SCKx ↑ or SCKx Input	175	—	—	ns	—
SP51	Tssh2doz	SSx ↑ to SDOx Output High-Impedance <sup>(3)</sup>	5	—	25	ns	—
SP52	Tsch2ssh TscL2ssh	SSx after SCKx Edge	Tsck + 20	—	—	ns	—

**Note 1:** These parameters are characterized, but not tested in manufacturing.

**2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** The minimum clock period for SCKx is 40 ns.

**4:** Assumes 50 pF load on all SPI<sub>x</sub> pins.

# PIC32MX3XX/4XX

**TABLE 29-33: I<sup>2</sup>Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)**

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +105°C for V-Temp				
Param. No.	Symbol	Characteristics	Min.	Max.	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μs	PBCLK must operate at a minimum of 800 KHz.
			400 kHz mode	1.3	—	μs	PBCLK must operate at a minimum of 3.2 MHz.
			1 MHz mode <sup>(1)</sup>	0.5	—	μs	—
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μs	PBCLK must operate at a minimum of 800 KHz.
			400 kHz mode	0.6	—	μs	PBCLK must operate at a minimum of 3.2 MHz.
			1 MHz mode <sup>(1)</sup>	0.5	—	μs	—
IS20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	CB is specified to be from 10 to 400 pF.
			400 kHz mode	20 + 0.1 CB	300	ns	
			1 MHz mode <sup>(1)</sup>	—	100	ns	
IS21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	CB is specified to be from 10 to 400 pF.
			400 kHz mode	20 + 0.1 CB	300	ns	
			1 MHz mode <sup>(1)</sup>	—	300	ns	
IS25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	—
			400 kHz mode	100	—	ns	
			1 MHz mode <sup>(1)</sup>	100	—	ns	
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	—
			400 kHz mode	0	0.9	μs	
			1 MHz mode <sup>(1)</sup>	0	0.3	μs	
IS30	TSU:STA	Start Condition Setup Time	100 kHz mode	4700	—	ns	Only relevant for Repeated Start condition.
			400 kHz mode	600	—	ns	
			1 MHz mode <sup>(1)</sup>	250	—	ns	
IS31	THD:STA	Start Condition Hold Time	100 kHz mode	4000	—	ns	After this period, the first clock pulse is generated.
			400 kHz mode	600	—	ns	
			1 MHz mode <sup>(1)</sup>	250	—	ns	
IS33	TSU:STO	Stop Condition Setup Time	100 kHz mode	4000	—	ns	—
			400 kHz mode	600	—	ns	
			1 MHz mode <sup>(1)</sup>	600	—	ns	
IS34	THD:STO	Stop Condition Hold Time	100 kHz mode	4000	—	ns	—
			400 kHz mode	600	—	ns	
			1 MHz mode <sup>(1)</sup>	250	—	ns	
IS40	TAA:SCL	Output Valid from Clock	100 kHz mode	0	3500	ns	—
			400 kHz mode	0	1000	ns	
			1 MHz mode <sup>(1)</sup>	0	350	ns	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	The amount of time the bus must be free before a new transmission can start.
			400 kHz mode	1.3	—	μs	
			1 MHz mode <sup>(1)</sup>	0.5	—	μs	
IS50	C <sub>b</sub>	Bus Capacitive Loading	—	400	pF	—	

**Note 1:** Maximum pin capacitance = 10 pF for all I<sup>2</sup>Cx pins (for 1 MHz mode only).

# **PIC32MX3XX/4XX**

---

---

## **NOTES:**

## Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

		PIC32	MX	3XX	F	512	H	T - 80	I / PT	- XXX	Examples:
Microchip Brand											PIC32MX320F032H-40I/PT: General purpose PIC32MX, 32 KB program memory, 64-pin, Industrial temperature, TQFP package.
Architecture											
Product Groups											
Flash Memory Family											PIC32MX360F256L-80I/PT: General purpose PIC32MX, 256 KB program memory, 100-pin, Industrial temperature, TQFP package.
Program Memory Size (KB)											
Pin Count											
Tape and Reel Flag (if applicable)											
Speed											
Temperature Range											
Package											
Pattern											

**Flash Memory Family**

Architecture	MX = 32-bit RISC MCU core
Product Groups	3XX = General purpose microcontroller family 4XX = USB
Flash Memory Family	F = Flash program memory
Program Memory Size	32 = 32K 64 = 64K 128 = 128K 256 = 256K 512 = 512K
Speed	40 = 40 MHz 80 = 80 MHz
Pin Count	H = 64-pin L = 100-pin
Temperature Range	I = -40°C to +85°C (Industrial) V = -40°C to +105°C (V-Temp)
Package	PT = 64-Lead (10x10x1 mm) TQFP (Thin Quad Flatpack) PT = 100-Lead (12x12x1 mm) TQFP (Thin Quad Flatpack) MR = 64-Lead (9x9x0.9 mm) QFN (Plastic Quad Flat) BG = 121-Lead (10x10x1.1 mm) XBGA (Plastic Thin Profile Ball Grid Array)
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample