

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | MIPS32® M4K™ |
| Core Size | 32-Bit Single-Core |
| Speed | 40MHz |
| Connectivity | I²C, IrDA, LINbus, PMP, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 53 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V |
| Data Converters | A/D 16x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx320f064h-40v-pt |

PIC32MX3XX/4XX

TABLE 1: PIC32MX GENERAL PURPOSE – FEATURES

| Device | Pins | Packages ⁽²⁾ | GENERAL PURPOSE | | | | | | | | | | | |
|-----------------|------|-------------------------|-----------------|-------------------------|------------------|------------------------|---------------------------|------|-------|---|-----------------|-------------|---------|------|
| | | | MHz | Program Memory (KB) | Data Memory (KB) | Timers/Capture/Compare | Programmable DMA Channels | VREG | Trace | UART/SPI/I ² C TM | 10-bit ADC (ch) | Comparators | PMP/PSP | JTAG |
| PIC32MX320F032H | 64 | PT, MR | 40 | 32 + 12 ⁽¹⁾ | 8 | 5/5/5 | 0 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes |
| PIC32MX320F064H | 64 | PT, MR | 80 | 64 + 12 ⁽¹⁾ | 16 | 5/5/5 | 0 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes |
| PIC32MX320F128H | 64 | PT, MR | 80 | 128 + 12 ⁽¹⁾ | 16 | 5/5/5 | 0 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes |
| PIC32MX340F128H | 64 | PT, MR | 80 | 128 + 12 ⁽¹⁾ | 32 | 5/5/5 | 4 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes |
| PIC32MX340F256H | 64 | PT, MR | 80 | 256 + 12 ⁽¹⁾ | 32 | 5/5/5 | 4 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes |
| PIC32MX340F512H | 64 | PT, MR | 80 | 512 + 12 ⁽¹⁾ | 32 | 5/5/5 | 4 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes |
| PIC32MX320F128L | 100 | PT | 80 | 128 + 12 ⁽¹⁾ | 16 | 5/5/5 | 0 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes |
| | 121 | BG | | | | | | | | | | | | |
| PIC32MX340F128L | 100 | PT | 80 | 128 + 12 ⁽¹⁾ | 32 | 5/5/5 | 4 | Yes | No | 2/2/2 | 16 | 2 | Yes | Yes |
| | 121 | BG | | | | | | | | | | | | |
| PIC32MX360F256L | 100 | PT | 80 | 256 + 12 ⁽¹⁾ | 32 | 5/5/5 | 4 | Yes | Yes | 2/2/2 | 16 | 2 | Yes | Yes |
| | 121 | BG | | | | | | | | | | | | |
| PIC32MX360F512L | 100 | PT | 80 | 512 + 12 ⁽¹⁾ | 32 | 5/5/5 | 4 | Yes | Yes | 2/2/2 | 16 | 2 | Yes | Yes |
| | 121 | BG | | | | | | | | | | | | |

Legend: PT = TQFP MR = QFN BG = XBGA


Note 1: This device features 12 KB Boot Flash memory.

2: See Legend for an explanation of the acronyms. See **Section 30.0 “Packaging Information”** for details.

Pin Diagrams (Continued)

64-Pin TQFP (USB)

■ = Pins are up to 5V tolerant



**TABLE 4: PIN NAMES: PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L
DEVICES (CONTINUED)**

| Pin Number | Full Pin Name |
|------------|-----------------------|
| K4 | AN8/C1OUT/RB8 |
| K5 | No Connect (NC) |
| K6 | U2CTS/RF12 |
| K7 | AN14/PMALH/PMA1/RB14 |
| K8 | VDD |
| K9 | U1RTS/CN21/RD15 |
| K10 | USBID/RF3 |
| K11 | U1RX/RF2 |
| L1 | PGEC2/AN6/OCFA/RB6 |
| L2 | VREF-/CVREF-/PMA7/RA9 |

| Pin Number | Full Pin Name |
|------------|--------------------------------|
| L3 | AVSS |
| L4 | AN9/C2OUT/RB9 |
| L5 | AN10/CVREFOUT/PMA13/RB10 |
| L6 | U2RTS/RF13 |
| L7 | AN13/PMA10/RB13 |
| L8 | AN15/OCFB/PMALL/PMA0/CN12/RB15 |
| L9 | U1CTS/CN20/RD14 |
| L10 | U2RX/PMA9/CN17/RF4 |
| L11 | U2TX/PMA8/CN18/RF5 |

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (V_{IH}) and input low (V_{IL}) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB® ICD 2, MPLAB ICD 3 or MPLAB REAL ICE™.

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "MPLAB® ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB® ICD 2" (poster) DS51265
- "MPLAB® ICD 2 Design Advisory" DS51566
- "Using MPLAB® ICD 3" (poster) DS51765
- "MPLAB® ICD 3 Design Advisory" DS51764
- "MPLAB® REAL ICE™ In-Circuit Debugger User's Guide" DS51616
- "Using MPLAB® REAL ICE™" (poster) DS51749

2.6 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (V_{IH}) and input low (V_{IL}) requirements.

2.7 Trace


The trace pins can be connected to a hardware-trace-enabled programmer to provide a compress real time instruction trace. When used for trace the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 Ohm series resistor between the trace pins and the trace connector.

2.8 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



PIC32MX3XX/4XX

NOTES:

FIGURE 4-2: MEMORY MAP ON RESET FOR PIC32MX320F064H DEVICE⁽¹⁾




TABLE 4-5: INTERRUPT REGISTERS MAP FOR PIC32MX440F128H, PIC32MX440F256H AND PIC32MX440F512H DEVICES ONLY⁽¹⁾

| Virtual Address (BF88_#) | Register Name | Bit Range | Bits | | | | | | | | | | | | | | | | All Resets | | | | | | | |
|-----------------------------|------------------------|-----------|-------------|---------|-------------|---------|-------------|------------|------------|-------|----------|-------------|------------|------------|--------|-------------|------------|------------|------------|------|--|--|--|--|--|--|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | | | | | | | | |
| 1000 | INTCON | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | SS0 0000 | | | | | | | | |
| | | 15:0 | — | — | — | MVEC | — | TPC<2:0> | | — | — | — | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP | 0000 | | | | | | | | |
| 1010 | INTSTAT ⁽²⁾ | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | | | | | | | | |
| | | 15:0 | — | — | — | — | — | SRIPL<2:0> | | — | — | VEC<5:0> | | | | | 0000 | | | | | | | | | |
| 1020 | IPTMR | 31:16 | IPTMR<31:0> | | | | | | | | | | | | | | | | 0000 | | | | | | | |
| | | 15:0 | IPTMR<31:0> | | | | | | | | | | | | | | | | 0000 | | | | | | | |
| 1030 | IFS0 | 31:16 | I2C1MIF | I2C1SIF | I2C1BIF | U1TXIF | U1RXIF | U1EIF | — | — | — | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF | 0000 | | | | | | | |
| | | 15:0 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF | INT1IF | OC1IF | IC1IF | T1IF | INT0IF | CS1IF | CS0IF | CTIF | 0000 | | | | | | | |
| 1040 | IFS1 | 31:16 | — | — | — | — | — | — | USBIF | FCEIF | — | — | — | — | DMA3IF | DMA2IF | DMA1IF | DMA0IF | 0000 | | | | | | | |
| | | 15:0 | RTCCIF | FSCMIF | I2C2MIF | I2C2SIF | I2C2BIF | U2TXIF | U2RXIF | U2EIF | SPI2RXIF | SPI2TXIF | SPI2EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF | 0000 | | | | | | | |
| 1060 | IEC0 | 31:16 | I2C1MIE | I2C1SIE | I2C1BIE | U1TXIE | U1RXIE | U1EIE | — | — | — | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE | 0000 | | | | | | | |
| | | 15:0 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE | INT1IE | OC1IE | IC1IE | T1IE | INT0IE | CS1IE | CS0IE | CTIE | 0000 | | | | | | | |
| 1070 | IEC1 | 31:16 | — | — | — | — | — | — | USBIE | FCEIE | — | — | — | — | DMA3IE | DMA2IE | DMA1IE | DMA0IE | 0000 | | | | | | | |
| | | 15:0 | RTCCIE | FSCMIE | I2C2MIE | I2C2SIE | I2C2BIE | U2TXIE | U2RXIE | U2EIF | SPI2RXIE | SPI2TXIE | SPI2EIF | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE | 0000 | | | | | | | |
| 1090 | IPC0 | 31:16 | — | — | INT0IP<2:0> | | INT0IS<1:0> | | — | — | — | CS1IP<2:0> | | | | CS1IS<1:0> | | 0000 | | | | | | | | |
| | | 15:0 | — | — | CS0IP<2:0> | | CS0IS<1:0> | | — | — | — | CTIP<2:0> | | | | CTIS<1:0> | | 0000 | | | | | | | | |
| 10A0 | IPC1 | 31:16 | — | — | INT1IP<2:0> | | INT1IS<1:0> | | — | — | — | OC1IP<2:0> | | | | OC1IS<1:0> | | 0000 | | | | | | | | |
| | | 15:0 | — | — | IC1IP<2:0> | | IC1IS<1:0> | | — | — | — | T1IP<2:0> | | | | T1IS<1:0> | | 0000 | | | | | | | | |
| 10B0 | IPC2 | 31:16 | — | — | INT2IP<2:0> | | INT2IS<1:0> | | — | — | — | OC2IP<2:0> | | | | OC2IS<1:0> | | 0000 | | | | | | | | |
| | | 15:0 | — | — | IC2IP<2:0> | | IC2IS<1:0> | | — | — | — | T2IP<2:0> | | | | T2IS<1:0> | | 0000 | | | | | | | | |
| 10C0 | IPC3 | 31:16 | — | — | INT3IP<2:0> | | INT3IS<1:0> | | — | — | — | OC3IP<2:0> | | | | OC3IS<1:0> | | 0000 | | | | | | | | |
| | | 15:0 | — | — | IC3IP<2:0> | | IC3IS<1:0> | | — | — | — | T3IP<2:0> | | | | T3IS<1:0> | | 0000 | | | | | | | | |
| 10D0 | IPC4 | 31:16 | — | — | INT4IP<2:0> | | INT4IS<1:0> | | — | — | — | OC4IP<2:0> | | | | OC4IS<1:0> | | 0000 | | | | | | | | |
| | | 15:0 | — | — | IC4IP<2:0> | | IC4IS<1:0> | | — | — | — | T4IP<2:0> | | | | T4IS<1:0> | | 0000 | | | | | | | | |
| 10E0 | IPC5 | 31:16 | — | — | — | — | — | — | — | — | — | — | OC5IP<2:0> | | | | OC5IS<1:0> | | 0000 | | | | | | | |
| | | 15:0 | — | — | IC5IP<2:0> | | IC5IS<1:0> | | — | — | — | T5IP<2:0> | | | | T5IS<1:0> | | 0000 | | | | | | | | |
| 10F0 | IPC6 | 31:16 | — | — | AD1IP<2:0> | | AD1IS<1:0> | | — | — | — | CNIP<2:0> | | | | CNIS<1:0> | | 0000 | | | | | | | | |
| | | 15:0 | — | — | I2C1IP<2:0> | | I2C1IS<1:0> | | — | — | — | U1IP<2:0> | | | | U1IS<1:0> | | 0000 | | | | | | | | |
| 1100 | IPC7 | 31:16 | — | — | SPI2IP<2:0> | | SPI2IS<1:0> | | — | — | — | CMP2IP<2:0> | | | | CMP2IS<1:0> | | 0000 | | | | | | | | |
| | | 15:0 | — | — | CMP1IP<2:0> | | CMP1IS<1:0> | | — | — | — | PMPIP<2:0> | | | | PMPIS<1:0> | | 0000 | | | | | | | | |
| 1110 | IPC8 | 31:16 | — | — | RTCCIP<2:0> | | RTCCIS<1:0> | | — | — | — | FSCMIP<2:0> | | | | FSCMIS<1:0> | | 0000 | | | | | | | | |
| | | 15:0 | — | — | I2C2IP<2:0> | | I2C2IS<1:0> | | — | — | — | U2IP<2:0> | | | | U2IS<1:0> | | 0000 | | | | | | | | |
| 1120 | IPC9 | 31:16 | — | — | DMA3IP<2:0> | | DMA3IS<1:0> | | — | — | — | DMA2IP<2:0> | | | | DMA2IS<1:0> | | 0000 | | | | | | | | |
| | | 15:0 | — | — | DMA1IP<2:0> | | DMA1IS<1:0> | | — | — | — | DMA0IP<2:0> | | | | DMA0IS<1:0> | | 0000 | | | | | | | | |
| 1140 | IPC11 | 31:16 | — | — | — | — | USBIP<2:0> | | USBIS<1:0> | | — | — | — | FCEIP<2:0> | | | | FCEIS<1:0> | | 0000 | | | | | | |
| | | 15:0 | — | — | — | — | USBIP<2:0> | | USBIS<1:0> | | — | — | — | FCEIP<2:0> | | | | FCEIS<1:0> | | 0000 | | | | | | |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: This register does not have associated CLR, SET, and INV registers.

**TABLE 4-21: PORTA REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L,
PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY⁽¹⁾**

| Virtual Address (BF88 #) | Register Name | Bit Range | Bits | | | | | | | | | | | | | | | | All Resets |
|-----------------------------|---------------|-----------|---------|---------|-------|-------|-------|---------|--------|------|--------|--------|--------|--------|--------|--------|--------|--------|------------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | |
| 6000 | TRISA | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | TRISA15 | TRISA14 | — | — | — | TRISA10 | TRISA9 | — | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | C6FF |
| 6010 | PORTA | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | RA15 | RA14 | — | — | — | RA10 | RA9 | — | RA7 | RA6 | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | xxxx |
| 6020 | LATA | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | LATA15 | LATA14 | — | — | — | LATA10 | LATA9 | — | LATA7 | LATA6 | LATA5 | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 | xxxx |
| 6030 | ODCA | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | ODCA15 | ODCA14 | — | — | — | ODCA10 | ODCA9 | — | ODCA7 | ODCA6 | ODCA5 | ODCA4 | ODCA3 | ODCA2 | ODCA1 | ODCA0 | 0000 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

TABLE 4-22: PORTB REGISTERS MAP⁽¹⁾

| Virtual Address (BF88 #) | Register Name | Bit Range | Bits | | | | | | | | | | | | | | | | All Resets |
|-----------------------------|---------------|-----------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|------------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | |
| 6040 | TRISB | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | TRISB15 | TRISB14 | TRISB13 | TRISB12 | TRISB11 | TRISB10 | TRISB9 | TRISB8 | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | FFFF |
| 6050 | PORTB | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | RB15 | RB14 | RB13 | RB12 | RB11 | RB10 | RB9 | RB8 | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx |
| 6060 | LATB | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | LATB15 | LATB14 | LATB13 | LATB12 | LATB11 | LATB10 | LATB9 | LATB8 | LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | xxxx |
| 6070 | ODCB | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | ODCB15 | ODCB14 | ODCB13 | ODCB12 | ODCB11 | ODCB10 | ODCB9 | ODCB8 | ODCB7 | ODCB6 | ODCB5 | ODCB4 | ODCB3 | ODCB2 | ODCB1 | ODCB0 | 0000 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**TABLE 4-25: PORTD REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L,
PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY⁽¹⁾**

| Virtual Address (BF88_#) | Register Name | Bit Range | Bits | | | | | | | | | | | | | | | | All Resets |
|-----------------------------|------------------|-----------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|------------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | |
| 60C0 | TRISD | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | TRISD15 | TRISD14 | TRISD13 | TRISD12 | TRISD11 | TRISD10 | TRISD9 | TRISD8 | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | FFFF |
| 60D0 | PORTD | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | RD15 | RD14 | RD13 | RD12 | RD11 | RD10 | RD9 | RD8 | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | xxxx |
| 60E0 | LATD | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | LATD15 | LATD14 | LATD13 | LATD12 | LATD11 | LATD10 | LATD9 | LATD8 | LATD7 | LATD6 | LATD5 | LATD4 | LATD3 | LATD2 | LATD1 | LATD0 | xxxx |
| 60F0 | ODCD | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | ODCD15 | ODCD14 | ODCD13 | ODCD12 | ODCD11 | ODCD10 | ODCD9 | ODCD8 | ODCD7 | ODCD6 | ODCD5 | ODCD4 | ODCD3 | ODCD2 | ODCD1 | ODCD0 | 0000 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.

**TABLE 4-26: PORTD REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H, PIC32MX340F128H,
PIC32MX340F256H, PIC32MX340F512H, PIC32MX420F032H, PIC32MX440F128H, PIC32MX440F256H AND PIC32MX440F512H
DEVICES ONLY⁽¹⁾**

| Virtual Address (BF88_#) | Register Name | Bit Range | Bits | | | | | | | | | | | | | | | | All Resets |
|-----------------------------|------------------|-----------|-------|-------|-------|-------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|------------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | |
| 60C0 | TRISD | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | — | — | — | — | TRISD11 | TRISD10 | TRISD9 | TRISD8 | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 0FFF |
| 60D0 | PORTD | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | — | — | — | — | RD11 | RD10 | RD9 | RD8 | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | xxxx |
| 60E0 | LATD | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | — | — | — | — | LATD11 | LATD10 | LATD9 | LATD8 | LATD7 | LATD6 | LATD5 | LATD4 | LATD3 | LATD2 | LATD1 | LATD0 | xxxx |
| 60F0 | ODCD | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | — | — | — | — | ODCD11 | ODCD10 | ODCD9 | ODCD8 | ODCD7 | ODCD6 | ODCD5 | ODCD4 | ODCD3 | ODCD2 | ODCD1 | ODCD0 | 0000 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.

PIC32MX3XX/4XX


NOTES:

PIC32MX3XX/4XX

NOTES:

PIC32MX3XX/4XX

FIGURE 22-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



REGISTER 26-3: DEVCFG2: DEVICE CONFIGURATION WORD 2

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 |
| | — | — | — | — | — | — | — | — |
| 23:16 | r-1 | r-1 | r-1 | r-1 | r-1 | R/P | R/P | R/P |
| | — | — | — | — | — | FPLLODIV<2:0> | | |
| 15:8 | R/P | r-1 | r-1 | r-1 | r-1 | R/P | R/P | R/P |
| | UPLLEN | — | — | — | — | UPLLIDIV<2:0> | | |
| 7:0 | r-1 | R/P | R/P | R/P | r-1 | R/P | R/P | R/P |
| | — | FPLLMUL<2:0> | | | — | FPLLIDIV<2:0> | | |

Legend:

R = Readable bit

W = Writable bit

P = Programmable bit

r = Reserved bit

U = Unimplemented bit

-n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-19 **Reserved:** Write '1'

bit 18-16 **FPLLODIV<2:0>:** Default Postscaler for PLL bits

- 111 = PLL output divided by 256
- 110 = PLL output divided by 64
- 101 = PLL output divided by 32
- 100 = PLL output divided by 16
- 011 = PLL output divided by 8
- 010 = PLL output divided by 4
- 001 = PLL output divided by 2
- 000 = PLL output divided by 1

bit 15 **UPLLEN:** USB PLL Enable bit

- 1 = Disable and bypass USB PLL
- 0 = Enable USB PLL

bit 14-11 **Reserved:** Write '1'

bit 10-8 **UPLLIDIV<2:0>:** PLL Input Divider bits

- 111 = 12x divider
- 110 = 10x divider
- 101 = 6x divider
- 100 = 5x divider
- 011 = 4x divider
- 010 = 3x divider
- 010 = 3x divider
- 001 = 2x divider
- 000 = 1x divider

bit 7 **Reserved:** Write '1'

bit 6-4 **FPLLMUL<2:0>:** PLL Multiplier bits

- 111 = 24x multiplier
- 110 = 21x multiplier
- 101 = 20x multiplier
- 100 = 19x multiplier
- 011 = 18x multiplier
- 010 = 17x multiplier
- 001 = 16x multiplier
- 000 = 15x multiplier

bit 3 **Reserved:** Write '1'

bit 2-0 **FPLLIDIV<2:0>:** PLL Input Divider bits

- 111 = 12x divider
- 110 = 10x divider
- 101 = 6x divider
- 100 = 5x divider
- 011 = 4x divider
- 010 = 3x divider
- 001 = 2x divider
- 000 = 1x divider

PIC32MX3XX/4XX

28.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

28.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, pre-processor, and one-step driver, and can run on multiple platforms.

28.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

28.5 MPLINK Object Linker/MLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

28.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

PIC32MX3XX/4XX

28.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit™ 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit™ 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

28.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

28.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

PIC32MX3XX/4XX

29.1 DC Characteristics

TABLE 29-1: OPERATING MIPS VS. VOLTAGE

| Characteristic | VDD Range (in Volts) | Temp. Range (in °C) | Max. Frequency | |
|----------------|-------------------------|------------------------|-----------------|--|
| | | | PIC32MX3XX/4XX | |
| DC5 | 2.3V-3.6V | -40°C to +85°C | 80 MHz (Note 1) | |
| DC5b | 2.3V-3.6V | -40°C to +105°C | 80 MHz (Note 1) | |

Note 1: 40 MHz maximum for PIC32MX320F032H and PIC32MX420F032H devices.

TABLE 29-2: THERMAL OPERATING CONDITIONS

| Rating | Symbol | Min. | Typical | Max. | Unit |
|--|--------|---------------------------|---------|------|------|
| Industrial Temperature Devices | | | | | |
| Operating Junction Temperature Range | TJ | -40 | — | +125 | °C |
| Operating Ambient Temperature Range | TA | -40 | — | +85 | °C |
| V-Temp Temperature Devices | | | | | |
| Operating Junction Temperature Range | TJ | -40 | — | +140 | °C |
| Operating Ambient Temperature Range | TA | -40 | — | +105 | °C |
| Power Dissipation: | | | | | |
| Internal Chip Power Dissipation: PINT = VDD x (IDD - S _{IOH}) | PD | PINT + PI/O | | | W |
| I/O Pin Power Dissipation: I/O = S _I ({VDD - VOH} x IOH) + S _O (VOL x IOL)) | | | | | |
| Maximum Allowed Power Dissipation | PDMAX | (TJ - TA)/θ _{JA} | | | W |

TABLE 29-3: THERMAL PACKAGING CHARACTERISTICS

| Characteristics | Symbol | Typical | Max. | Unit | Notes |
|---|-----------------|---------|------|------|-------|
| Package Thermal Resistance, 121-Pin XBGA (10x10x1.1 mm) | θ _{JA} | 40 | — | °C/W | 1 |
| Package Thermal Resistance, 100-Pin TQFP (12x12x1 mm) | θ _{JA} | 43 | — | °C/W | 1 |
| Package Thermal Resistance, 64-Pin TQFP (10x10x1 mm) | θ _{JA} | 47 | — | °C/W | 1 |
| Package Thermal Resistance, 64-Pin QFN (9x9x0.9 mm) | θ _{JA} | 28 | — | °C/W | 1 |

Note 1: Junction to ambient thermal resistance, Theta-JA (θ_{JA}) numbers are achieved by package simulations.


TABLE 29-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +105°C for V-Temp | | | | |
|--------------------------|--------|--|---|---------|------|-------|------------|
| Param. No. | Symbol | Characteristics | Min. | Typical | Max. | Units | Conditions |
| Operating Voltage | | | | | | | |
| DC10 | VDD | Supply Voltage | 2.3 | — | 3.6 | V | — |
| DC12 | VDR | RAM Data Retention Voltage (Note 1) | 1.75 | — | — | V | — |
| DC16 | VPOR | VDD Start Voltage to Ensure Internal Power-on Reset Signal | 1.75 | — | 1.95 | V | — |
| DC17 | SVDD | VDD Rise Rate to Ensure Internal Power-on Reset Signal | 0.05 | — | — | V/ms | — |


Note 1: This is the limit to which VDD can be lowered without losing RAM data.

FIGURE 29-4: POWER-ON RESET TIMING CHARACTERISTICS


Internal Voltage Regulator Enabled
Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)



Internal Voltage Regulator Enabled
Clock Sources = (HS, HSPLL, XT, XTPPLL and Sosc)



External VCORE Provided
Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)



- Note 1:** The Power-up period will be extended if the power-up sequence completes before the device exits from BOR ($VDD < VDDMIN$).
- 2:** Includes interval voltage regulator stabilization delay.
- 3:** Power-up Timer (PWRT); only active when the internal voltage regulator is disabled.

PIC32MX3XX/4XX

TABLE 29-33: I²Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +105°C for V-Temp | | | | |
|--------------------|----------------|----------------------------|---|-------------|-------|------------|--|
| Param. No. | Symbol | Characteristics | Min. | Max. | Units | Conditions | |
| IS10 | TLO:SCL | Clock Low Time | 100 kHz mode | 4.7 | — | μs | PBCLK must operate at a minimum of 800 KHz. |
| | | | 400 kHz mode | 1.3 | — | μs | PBCLK must operate at a minimum of 3.2 MHz. |
| | | | 1 MHz mode ⁽¹⁾ | 0.5 | — | μs | — |
| IS11 | THI:SCL | Clock High Time | 100 kHz mode | 4.0 | — | μs | PBCLK must operate at a minimum of 800 KHz. |
| | | | 400 kHz mode | 0.6 | — | μs | PBCLK must operate at a minimum of 3.2 MHz. |
| | | | 1 MHz mode ⁽¹⁾ | 0.5 | — | μs | — |
| IS20 | TF:SCL | SDAx and SCLx Fall Time | 100 kHz mode | — | 300 | ns | CB is specified to be from 10 to 400 pF. |
| | | | 400 kHz mode | 20 + 0.1 CB | 300 | ns | |
| | | | 1 MHz mode ⁽¹⁾ | — | 100 | ns | |
| IS21 | TR:SCL | SDAx and SCLx Rise Time | 100 kHz mode | — | 1000 | ns | CB is specified to be from 10 to 400 pF. |
| | | | 400 kHz mode | 20 + 0.1 CB | 300 | ns | |
| | | | 1 MHz mode ⁽¹⁾ | — | 300 | ns | |
| IS25 | TSU:DAT | Data Input Setup Time | 100 kHz mode | 250 | — | ns | — |
| | | | 400 kHz mode | 100 | — | ns | |
| | | | 1 MHz mode ⁽¹⁾ | 100 | — | ns | |
| IS26 | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | — | ns | — |
| | | | 400 kHz mode | 0 | 0.9 | μs | |
| | | | 1 MHz mode ⁽¹⁾ | 0 | 0.3 | μs | |
| IS30 | TSU:STA | Start Condition Setup Time | 100 kHz mode | 4700 | — | ns | Only relevant for Repeated Start condition. |
| | | | 400 kHz mode | 600 | — | ns | |
| | | | 1 MHz mode ⁽¹⁾ | 250 | — | ns | |
| IS31 | THD:STA | Start Condition Hold Time | 100 kHz mode | 4000 | — | ns | After this period, the first clock pulse is generated. |
| | | | 400 kHz mode | 600 | — | ns | |
| | | | 1 MHz mode ⁽¹⁾ | 250 | — | ns | |
| IS33 | TSU:STO | Stop Condition Setup Time | 100 kHz mode | 4000 | — | ns | — |
| | | | 400 kHz mode | 600 | — | ns | |
| | | | 1 MHz mode ⁽¹⁾ | 600 | — | ns | |
| IS34 | THD:STO | Stop Condition Hold Time | 100 kHz mode | 4000 | — | ns | — |
| | | | 400 kHz mode | 600 | — | ns | |
| | | | 1 MHz mode ⁽¹⁾ | 250 | — | ns | |
| IS40 | TAA:SCL | Output Valid from Clock | 100 kHz mode | 0 | 3500 | ns | — |
| | | | 400 kHz mode | 0 | 1000 | ns | |
| | | | 1 MHz mode ⁽¹⁾ | 0 | 350 | ns | |
| IS45 | TBF:SDA | Bus Free Time | 100 kHz mode | 4.7 | — | μs | The amount of time the bus must be free before a new transmission can start. |
| | | | 400 kHz mode | 1.3 | — | μs | |
| | | | 1 MHz mode ⁽¹⁾ | 0.5 | — | μs | |
| IS50 | C _b | Bus Capacitive Loading | — | 400 | pF | — | |

Note 1: Maximum pin capacitance = 10 pF for all I²Cx pins (for 1 MHz mode only).

PIC32MX3XX/4XX

FIGURE 29-21: PARALLEL MASTER PORT READ TIMING DIAGRAM





TABLE 29-38: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +105°C for V-Temp | | | | |
|--------------------|---------|--|---|---------|------|-------|------------|
| Param. No. | Symbol | Characteristics ⁽¹⁾ | Min. | Typical | Max. | Units | Conditions |
| PM1 | TLAT | PMALL/PMALH Pulse Width | — | 1 TPB | — | — | — |
| PM2 | TADSU | Address Out Valid to PMALL/PMALH Invalid (address setup time) | — | 2 TPB | — | — | — |
| PM3 | TADHOLD | PMALL/PMALH Invalid to Address Out Invalid (address hold time) | — | 1 TPB | — | — | — |
| PM4 | TAHOLD | PMRD Inactive to Address Out Invalid (address hold time) | 5 | — | — | ns | — |
| PM5 | TRD | PMRD Pulse Width | — | 1 TPB | — | — | — |
| PM6 | TDSU | PMRD or PMENB Active to Data In Valid (data setup time) | 15 | — | — | ns | — |
| PM7 | TDHOLD | PMRD or PMENB Inactive to Data In Invalid (data hold time) | — | 80 | — | ns | — |

Note 1: These parameters are characterized, but not tested in manufacturing.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Units | | MILLIMETERS | | |
|--------------------------|----|-------------|-------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | E | | 0.50 | BSC |
| Contact Pad Spacing | C1 | | 11.40 | |
| Contact Pad Spacing | C2 | | 11.40 | |
| Contact Pad Width (X64) | X1 | | | 0.30 |
| Contact Pad Length (X64) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B