

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E•>< Fl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx320f064ht-80v-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






TABLE 4: PIN NAMES: PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES (CONTINUED)

Pin Number	Full Pin Name									
K4	AN8/C1OUT/RB8									
K5	No Connect (NC)									
K6	U2CTS/RF12									
K7	AN14/PMALH/PMA1/RB14									
K8	VDD									
K9	U1RTS/CN21/RD15									
K10	USBID/RF3									
K11	U1RX/RF2									
L1	PGEC2/AN6/OCFA/RB6									
L2	Vref-/CVref-/PMA7/RA9									

Pin Number	Full Pin Name
L3	AVss
L4	AN9/C2OUT/RB9
L5	AN10/CVREFOUT/PMA13/RB10
L6	U2RTS/RF13
L7	AN13/PMA10/RB13
L8	AN15/OCFB/PMALL/PMA0/CN12/RB15
L9	U1CTS/CN20/RD14
L10	U2RX/PMA9/CN17/RF4
L11	U2TX/PMA8/CN18/RF5

TABLE 1-1		Number ⁽	ESCRIPT								
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Pin Type	Buffer Type	Description					
TMS	23	17	G3	I	ST	JTAG Test mode select pin.					
ТСК	27	38	J6	I	ST	JTAG test clock input pin.					
TDI	28	60	G11	I	ST	JTAG test data input pin.					
TDO	24	61	G9	0	_	JTAG test data output pin.					
RTCC	42	68	E9	0	—	Real-Time Clock Alarm Output.					
CVREF-	15	28	L2	I	Analog	Comparator Voltage Reference (low).					
CVREF+	16	29	K3	I	Analog	Comparator Voltage Reference (high).					
CVREFOUT	23	34	L5	0	Analog	Comparator Voltage Reference Output.					
C1IN-	12	21	H2	I	Analog	Comparator 1 Negative Input.					
C1IN+	11	20	H1	I	Analog	Comparator 1 Positive Input.					
C1OUT	21	32	K4	0	—	Comparator 1 Output.					
C2IN-	14	23	J2	I	Analog	Comparator 2 Negative Input.					
C2IN+	13	22	J1	I	Analog	Comparator 2 Positive Input.					
C2OUT	22	33	L4	0	_	Comparator 2 Output.					
PMA0	30	44	L8	I/O	TTL/ST	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).					
PMA1	29	43	K7	I/O	TTL/ST	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).					
PMA2	8	14	F3	0	_	Parallel Master Port Address (De-multiplexed Master					
PMA3	6	12	F2	0	_	Modes).					
PMA4	5	11	F4	0	—						
PMA5	4	10	E3	0	_						
PMA6	16	29	K3	0	_						
PMA7	22	28	L2	0	—						
PMA8	32	50	L11	0	—						
PMA9	31	49	L10	0	—						
PMA10	28	42	L7	0	—						
PMA11	27	41	J7	0	_						
PMA12	24	35	J5	0	_						
PMA13	23	34	L5	0	_						
PMA14	45	71	C11	0]					
PMA15	44	70	D11	0	—]					
PMCS1	45	71	C11	0	_	Parallel Master Port Chip Select 1 Strobe.					
	44	70	D11	0	_	Parallel Master Port Chip Select 2 Strobe.					

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED

ST = Schmitt Trigger input with CMOS levels O = Output TTL = TTL input buffer

I = Input

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

	Pin	Number ⁽	1)	Pin	Buffer	Description						
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Ріп Туре	Туре							
PGED2	18	27	J3	I/O	ST	Data I/O pin for programming/debugging communication channel 2.						
PGEC2	17	26	L1	I	ST	Clock input pin for programming/debugging communication channel 2.						
MCLR	7	13	F1	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.						
AVdd	19	30	J4	Р	Р	Positive supply for analog modules. This pin must to connected at all times.						
AVss	20	31	L3	Р	Р	Ground reference for analog modules.						
Vdd	10, 26, 38	2, 16, 37, 46, 62	C2, C9, E5, F8, G5, H4, H6, K8	Ρ	_	Positive supply for peripheral logic and I/O pins.						
Vcore/ Vcap	56	85	B7	Р	_	Capacitor for Internal Voltage Regulator.						
Vss	9, 25, 41	15, 36, 45, 65, 75	A8, B10, D4, D5, E7, F10, F5, G6, G7, H3	Ρ		Ground reference for logic and I/O pins.						
VREF+	16	29	K3	I	Analog	Analog voltage reference (high) input.						
VREF-	15	28	L2	I	Analog	Analog voltage reference (low) input.						
	CMOS = CM ST = Schmitt					nalog = Analog input P = Power) = Output I = Input						


TABLE 1-1:	PINOUT I/O DESCRIPTIONS (CONTINUED)	
		oonnoed/	

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

NOTES:

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7 μF to 47 μF . This capacitor should be located as close to the device as possible.

2.3 Capacitor on Internal Voltage Regulator (VCAP/VCORE)

2.3.1 INTERNAL REGULATOR MODE

A low-ESR (< 1 Ohm) capacitor is required on the VCAP/VCORE pin, which is used to stabilize the internal voltage regulator output. The VCAP/VCORE pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to **Section 29.0** "**Electrical Characteristics**" for additional information on CEFC specifications. This mode is enabled by connecting the ENVREG pin to VDD.

2.3.2 EXTERNAL REGULATOR MODE

In this mode the core voltage is supplied externally through the VCORE/VCAP pin. A low-ESR capacitor of 10 μF is recommended on the VCAP/VCORE pin. This mode is enabled by grounding the ENVREG pin.

The placement of this capacitor should be close to the VCAP/VCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 26.3** "**On-Chip Voltage Regulator**" for details.

2.4 Master Clear (MCLR) Pin

The MCLR pin provides for two specific device functions:


- Device Reset
- Device Programming and Debugging

Pulling The MCLR pin low generates a device reset. Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

FIGURE 2-2:	EXAMPLE OF MCLR PIN
	CONNECTIONS



- Note 1: R ≤10 kΩ is recommended. A suggested starting value is 10 kΩ Ensure that the MCLR pin VIH and VIL specifications are met.
 - 2: $\underline{R1} \leq 470\Omega$ will limit any current flowing into MCLR from the external capacitor C, in the event of MCLR pin breakdown, due to Electrostatic Discharge (ESD) or <u>Electrical</u> Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met.
 - **3:** The capacitor can be sized to prevent unintentional resets from brief glitches or to extend the device reset period during POR.

TABLE 4-35: CHANGE NOTICE AND PULL-UP REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY⁽¹⁾

| | | | Bits | | | |

 | |
 |

 | | |
 | | | |
 | |
|------------------|---------------------------|---|--|--|--|--
--
---|--
--

--
--|---|--
--
--|---|--|---|--|--|
| Register
Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10

 | 25/9 | 24/8
 | 23/7

 | 22/6 | 21/5 | 20/4
 | 19/3 | 18/2 | 17/1 | 16/0
 | All Resets |
| | 31:16 | — | _ | — | — | — | —

 | — | —
 | —

 | — | — | _
 | - | — | — | —
 | 0000 |
| | 15:0 | ON | _ | SIDL | _ | _ | _

 | — | —
 | —

 | _ | _ | _
 | _ | _ | _ | —
 | 0000 |
| | 31:16 | — | _ | _ | — | _ | _

 | _ | —
 | _

 | | CNEN21 | CNEN20
 | CNEN19 | CNEN18 | CNEN17 | CNEN16
 | 0000 |
| | 15:0 | CNEN15 | CNEN14 | CNEN13 | CNEN12 | CNEN11 | CNEN10

 | CNEN9 | CNEN8
 | CNEN7

 | CNEN6 | CNEN5 | CNEN4
 | CNEN3 | CNEN2 | CNEN1 | CNEN0
 | 0000 |
| | 31:16 | — | _ | _ | _ | _ | _

 | — | —
 | —

 | _ | CNPUE21 | CNPUE20
 | CNPUE19 | CNPUE18 | CNPUE17 | CNPUE16
 | 0000 |
| 1E0 CNPUE | 15:0 | CNPUE15 | CNPUE14 | CNPUE13 | CNPUE12 | CNPUE11 | CNPUE10

 | CNPUE9 | CNPUE8
 | CNPUE7

 | CNPUE6 | CNPUE5 | CNPUE4
 | CNPUE3 | CNPUE2 | CNPUE1 | CNPUE1
 | 0000 |
| N | ICON -
NEN -
IPUE - | LEBY HER JI:16 JCOON 31:16 15:0 31:16 NEN 31:16 15:0 31:16 IPUE 31:16 | Big Big 31/15 ICON 31:16 — 15:0 ON 31:16 NEN 31:16 — 15:0 CNEN15 31:16 IPUE 31:16 — 15:0 CNPUE15 | Image: Second | Image: Second system Image: Second system Sal/15 Sal/14 29/13 ICON 31:16 - - - ICON 15:0 ON - SIDL NEN 31:16 - - - 15:0 CNEN15 CNEN14 CNEN13 IPUE 31:16 - - - 15:0 CNPUE15 CNPUE14 CNPUE13 | Image: Second | See Sail Sail <ths< td=""><td>Image: Second second</td><td>See Sail <ths< td=""><td>See Sail <ths< td=""><td>B 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 ICON 31:16 -</td><td>by by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 ICON 31:16 </td><td>New 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 1CON 31:16 - <td< td=""><td>by xi xi/15 xi/14 xi/14 xi/12 xi/11 xi/11</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 ICON 31:16 -</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 ICON 31:16 -</td><td>$\frac{5}{20}$</td><td>$\frac{5}{20}$</td></td<></td></ths<></td></ths<></td></ths<> | Image: Second | See Sail Sail <ths< td=""><td>See Sail <ths< td=""><td>B 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 ICON 31:16 -</td><td>by by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 ICON 31:16 </td><td>New 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 1CON 31:16 - <td< td=""><td>by xi xi/15 xi/14 xi/14 xi/12 xi/11 xi/11</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 ICON 31:16 -</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 ICON 31:16 -</td><td>$\frac{5}{20}$</td><td>$\frac{5}{20}$</td></td<></td></ths<></td></ths<> | See Sail Sail <ths< td=""><td>B 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 ICON 31:16 -</td><td>by by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 ICON 31:16 </td><td>New 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 1CON 31:16 - <td< td=""><td>by xi xi/15 xi/14 xi/14 xi/12 xi/11 xi/11</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 ICON 31:16 -</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 ICON 31:16 -</td><td>$\frac{5}{20}$</td><td>$\frac{5}{20}$</td></td<></td></ths<> | B 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 ICON 31:16 - | by by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 ICON 31:16 | New 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 1CON 31:16 - <td< td=""><td>by xi xi/15 xi/14 xi/14 xi/12 xi/11 xi/11</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 ICON 31:16 -</td><td>by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 ICON 31:16 -</td><td>$\frac{5}{20}$</td><td>$\frac{5}{20}$</td></td<> | by xi xi/15 xi/14 xi/14 xi/12 xi/11 xi/11 | by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 ICON 31:16 - | by 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 ICON 31:16 - | $ \frac{5}{20} $ | $ \frac{5}{20} $ |

Legend unimplemented, read as '0'. Reset values are shown in hexadecimal

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information

TABLE 4-36: CHANGE NOTICE AND PULL-UP REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H, PIC32MX340F128H, PIC32MX340F256H, PIC32MX340F512H, PIC32MX420F032H, PIC32MX440F128H, PIC32MX440F256H AND PIC32MX440F512H DEVICES ONLY⁽¹⁾

ess				Bits															
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
61C0	CNCON	31:16	—	-	_	—	-	-	_	_	_	-	_	_		—	—	_	0000
6100	CINCOIN	15:0	ON	_	SIDL	—	_	_	_	_	_	_	_	_	_	—	_	_	0000
C4 D0		31:16	—	—		_		_	_	_	_			_		CNEN18	CNEN17	CNEN16	0000
61D0	CNEN	15:0	CNEN15	CNEN14	CNEN13	CNEN12	CNEN11	CNEN10	CNEN9	CNEN8	CNEN7	CNEN6	CNEN5	CNEN4	CNEN3	CNEN2	CNEN1	CNEN0	0000
0450		31:16	—	_	—	—	_	_	_	_	_		—	_		CNPUE18	CNPUE17	CNPUE16	0000
61E0	O CNPUE	15:0	CNPUE15	CNPUE14	CNPUE13	CNPUE12	CNPUE11	CNPUE10	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE1	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information

TABLE 4-43: USB REGISTERS MAP⁽¹⁾

0
S
ဂ္
<u> </u>
4
ω
T
—
÷.
×
<u>م</u>
g
ē
τυ.
~
ω.
N

ess											Bits								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5040	U10TG	31:16	_					_		—	—	—	_	_	_	—	—	_	
5040	IR ⁽²⁾	15:0	_					—		—	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF	0000
5050	U1OTG	31:16	_	—	_	—	-	—	_	—	—	—	—	—	—	—	-	—	0000
	IE	15:0	_					—		—	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	-	VBUSVDIE	
5060	U1OTG STAT ⁽³⁾	31:16	—	_		_	_	—		—	-	—	—	—	—	—	—	—	0000
	STAT	15:0	_	_	_	_		—	_	—	ID	—	LSTATE	—	SESVD	SESEND	_	VBUSVD	0000
5070	U1OTG CON	31:16	_	—	—	_	—	—	—	—	—	—	—	—	—	—	—	—	0000
	CON	15:0	-	—	_	—	-	—	_	—	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN		OTGEN	VBUSCHG	VBUSDIS	0000
5080	U1PWRC	31:16	_	_	_	_	_		_	—	—	_	—	—	_	-	—	—	0000
		15:0	_							_	UACTPND ⁽⁴⁾	_	_	USLPGRD			USUSPEND	USBPWR	0000
	U1IR ⁽²⁾	31:16	_	_	_	_	_	_	_	_	-	—	_	_	_	-	-	-	0000
5200		15:0	_	—	_	—	_	_	_	_	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	0000
		31:16												_			_	DETACHIF	
5210	11416	31:16	_	_	_	_			_	—		_	_	_	—	—	_		0000
5210	U1IE	15:0	_	—	—	—	—	—	—	_	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	DETACHIE	
		31:16	_				_	_	_		_		_	_	_	_	_	—	0000
5220	U1EIR	51.10															CRC5EF		0000
5220	OTEIR	15:0	—	—	—	—	—	—	—	—	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	EOFEF	PIDEF	0000
		31:16	_	_		_		_		_	-	_	_	_	_	_	_	_	0000
5230	U1EIE	00															CRC5EE		0000
		15:0	-	—	-	—	_	—	-	—	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE	PIDEE	0000
	(0)	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_		0000
5240	U1STAT ⁽³⁾	15:0	_	_	_	_	_	_	_	_		ENDP	T<3:0> ⁽⁴⁾		DIR	PPBI	_	_	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	—	_	_	_	_	0000
5250	U1CON										(4)	a==(/)	PKTDIS					USBEN	0000
		15:0	-	—	-	—	_	-	-	-	JSTATE ⁽⁴⁾	SE0 ⁽⁴⁾	TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	SOFEN	0000
5000		31:16	_		_		_	_	_	_	_		—		—	—	_		0000
5260	U1ADDR	15:0	_	_	—	_	_	—	—	_	LSPDEN			DE	VADDR<6:0	>			0000
5070		31:16	_	—	_	—	_	—	—	—	-	—	_	_	_	—	—	_	0000
5270	U1BDTP1	15:0	_	_	_	_	—	_	_	_			В	DTPTRL<7:1>				_	0000
egen	d: x = u	unknowi	n value on l	Reset, — =	unimpleme	nted, read a	s '0'. Rese	t values are	shown in h	exadecima	l.								

Legend: Note 1:

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

This register does not have associated CLR, SET, and INV registers. 2:

All bits in this register are read-only; therefore, CLR, SET, and INV registers are not supported. 3:

4: The reset value for this bit is undefined.

NOTES:


Interrupt Source ⁽¹⁾	IRQ	Vector Number	Interrupt Bit Location						
Highest Natural Order F	Priority		Flag	Enable	Priority	Subpriority			
SPI2E – SPI2 Fault	37	31	IFS1<5>	IEC1<5>	IPC7<28:26>	IPC7<25:24>			
SPI2TX – SPI2 Transfer Done	38	31	IFS1<6>	IEC1<6>	IPC7<28:26>	IPC7<25:24>			
SPI2RX – SPI2 Receive Done	39	31	IFS1<7>	IEC1<7>	IPC7<28:26>	IPC7<25:24>			
U2E – UART2 Error	40	32	IFS1<8>	IEC1<8>	IPC8<4:2>	IPC8<1:0>			
U2RX – UART2 Receiver	41	32	IFS1<9>	IEC1<9>	IPC8<4:2>	IPC8<1:0>			
U2TX – UART2 Transmitter	42	32	IFS1<10>	IEC1<10>	IPC8<4:2>	IPC8<1:0>			
I2C2B – I2C2 Bus Collision Event	43	33	IFS1<11>	IEC1<11>	IPC8<12:10>	IPC8<9:8>			
I2C2S – I2C2 Slave Event	44	33	IFS1<12>	IEC1<12>	IPC8<12:10>	IPC8<9:8>			
I2C2M – I2C2 Master Event	45	33	IFS1<13>	IEC1<13>	IPC8<12:10>	IPC8<9:8>			
FSCM – Fail-Safe Clock Monitor	46	34	IFS1<14>	IEC1<14>	IPC8<20:18>	IPC8<17:16>			
RTCC – Real-Time Clock and Calendar	47	35	IFS1<15>	IEC1<15>	IPC8<28:26>	IPC8<25:24>			
DMA0 – DMA Channel 0	48	36	IFS1<16>	IEC1<16>	IPC9<4:2>	IPC9<1:0>			
DMA1 – DMA Channel 1	49	37	IFS1<17>	IEC1<17>	IPC9<12:10>	IPC9<9:8>			
DMA2 – DMA Channel 2	50	38	IFS1<18>	IEC1<18>	IPC9<20:18>	IPC9<17:16>			
DMA3 – DMA Channel 3	51	39	IFS1<19>	IEC1<19>	IPC9<28:26>	IPC9<25:24>			
FCE – Flash Control Event	56	44	IFS1<24>	IEC1<24>	IPC11<4:2>	IPC11<1:0>			
USB	57	45	IFS1<25>	IEC1<25>	IPC11<12:10>	IPC11<9:8>			
Lowest Natural Order Priority									

TABLE 7-1: INTERRUPT IRQ AND VECTOR LOCATION (CONTINUED)

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX General Purpose – Features" and TABLE 2: "PIC32MX USB – Features" for available peripherals.

NOTES:

FIGURE 19-2: TRANSMISSION (8-BIT OR 9-BIT DATA)









FIGURE 22-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



26.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC32MX3XX/4XX family family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-up Timer" (DS61114), Section 32. "Configuration" (DS61124) and Section 33. "Programming and Diagnostics" (DS61129) of the "PIC32 Family Reference Manual", which is available from Microchip the web site (www.microchip.com/PIC32).

PIC32MX3XX/4XX devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. These are:

- Flexible Device Configuration
- Watchdog Timer
- JTAG Interface
- In-Circuit Serial Programming[™] (ICSP[™])

26.1 Configuration Bits

The Configuration bits can be programmed to select various device configurations.

REGISTER 26-1: DEVCEG0: DEVICE CONFIGURATION WORD 0									
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	r-0	r-1	r-1	R/P	r-1	r-1	r-1	R/P	
31:24	—	—	—	CP	_	—	—	BWP	
00.40	r-1	r-1	r-1	r-1	R/P	R/P	R/P	R/P	
23:16	—	—	—	—	PWP<7:4>				
15:8	R/P	R/P	R/P	R/P	r-1	r-1	r-1	r-1	
10.0		PWP<	<3:0>				—	—	
7.0	r-1	r-1	r-1	r-1	R/P	r-1	R/P	R/P	
7:0		—	—	_	ICESEL —		DEBUG<1:0>		
Legend:									
R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit						d bit			
U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)									

REGISTER 26-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

- bit 31 **Reserved:** Write '0'
- bit 30-29 Reserved: Write '1'
- bit 28 CP: Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external programming device.

- 1 = Protection disabled
- 0 = Protection enabled

bit 27-25 Reserved: Write '1'

bit 24 BWP: Boot Flash Write-Protect bit

Prevents boot Flash memory from being modified during code execution.

- 1 = Boot Flash is writable
- 0 = Boot Flash is not writable
- bit 23-20 Reserved: Write '1'

26.2 Watchdog Timer (WDT)

This section describes the operation of the WDT and Power-Up Timer of the PIC32MX3XX/4XX.

The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are some of the key features of the WDT module:

- Configuration or software controlled
- User-configurable time-out period
- · Can wake the device from Sleep or Idle




FIGURE 26-1: WATCHDOG AND POWER-UP TIMER BLOCK DIAGRAM

29.2 AC Characteristics and Timing Parameters

The information contained in this section defines $\mathsf{PIC32MX3XX/4XX}$ AC characteristics and timing parameters.

FIGURE 29-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 29-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +105^{\circ}C$ for V-Temp					
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	cal ⁽¹⁾ Max. Units Condition		Conditions
DO56	Сю	All I/O pins and OSC2		—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	_	400	pF	In l ² C™ mode

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 29-2: EXTERNAL CLOCK TIMING



AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) -40°C ≤TA ≤+85°C for Industrial Operating temperature -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	mbol Characteristics		Typical ⁽¹⁾	Max.	Units	Conditions	
Clock P	arameter	S					·	
AD50	Tad	Analog-to-Digital Clock Period	65	_	—	ns	See Table 29-35 and Note 2	
AD51	TRC	Analog-to-Digital Internal RC Oscillator Period	—	250	—	ns	See Note 3	
Conver	sion Rate						·	
AD55	TCONV	Conversion Time	—	12 Tad	—		—	
AD56 FCNV	FCNV	Throughput Rate (Sampling Speed)	—	—	1000	KSPS	AVDD = 3.0V to 3.6V	
				_	400	KSPS	AVDD = 2.5V to 3.6V	
AD57	TSAMP	Sample Time	1 Tad		—	—	TSAMP must be \geq 132 ns.	
Timing	Paramete	rs	1		II			
AD60	TPCS	Conversion Start from Sample Trigger	_	1.0 Tad	—	_	Auto-Convert Trigger (SSRC<2:0> = 111) not selected. See Note 3	
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 Tad	—	1.5 TAD	—	_	
AD62	TCSS	Conversion Completion to Sample Start (ASAM = 1)	—	0.5 TAD	—	_	See Note 3	
AD63	TDPU	Time to Stabilize Analog Stage from Analog-to-Digital OFF to Analog-to-Digital ON	—	—	2	μs	See Note 3	

TABLE 29-36: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

3: Characterized by design but not tested.





FIGURE 29-21: PARALLEL MASTER PORT READ TIMING DIAGRAM

TABLE 29-38: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical	Max.	Units	Conditions	
PM1	TLAT	PMALL/PMALH Pulse Width		1 Трв		_	_	
PM2	TADSU	Address Out Valid to PMALL/PMALH Invalid (address setup time)	_	2 Трв	_	_	—	
PM3	TADHOLD	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	1 Трв	_	_	—	
PM4	TAHOLD	PMRD Inactive to Address Out Invalid (address hold time)	5		_	ns	—	
PM5	Trd	PMRD Pulse Width	_	1 Трв	_	_	—	
PM6	TDSU	PMRD or PMENB Active to Data In Valid (data setup time)	15	—	—	ns	—	
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)		80		ns	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]



Microchip Technology Drawing C04-149C Sheet 1 of 2

DS61143H-page 194

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support