

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx320f128h-80v-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

64-pin DFN/TQFP 4 5 6 8   37 36 48   36 48 	100-pin TQFP 90 89 10 11 12 14 96 97 95 95 1 55 56 74	121-pin           XBGA           A5           E6           E3           F4           F2           F3           C3           A3           C4           B2           H10           J11	Pin Type 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	Buffer Type ST ST ST ST ST ST ST ST ST	Description PORTG is a bidirectional I/O port.
5 6 8 — — — 37 36	89 10 11 12 14 96 97 95 1 57 56	E6 E3 F4 F2 F3 C3 A3 C4 B2 H10	I/O	ST ST ST ST ST ST ST ST	PORTG is a bidirectional I/O port.
5 6 8 — — — 37 36	10           11           12           14           96           97           95           1           57           56	E3 F4 F2 F3 C3 A3 C4 B2 H10	I/O       I/O       I/O       I/O       I/O       I/O       I/O       I/O       I/O	ST ST ST ST ST ST ST	
5 6 8 — — — 37 36	11 12 14 96 97 95 1 57 56	F4 F2 F3 C3 A3 C4 B2 H10	I/O           I/O           I/O           I/O           I/O           I/O           I/O           I/O           I/O	ST ST ST ST ST ST ST	
6 8 	12 14 96 97 95 1 57 56	F2 F3 C3 A3 C4 B2 H10	I/O I/O I/O I/O I/O	ST ST ST ST ST ST	
8 — — — 37 36	14 96 97 95 1 57 56	F3 C3 A3 C4 B2 H10	I/O I/O I/O I/O	ST ST ST ST ST	
— — — 37 36	96 97 95 1 57 56	C3 A3 C4 B2 H10	I/O I/O I/O I/O	ST ST ST ST	
36	97 95 1 57 56	A3 C4 B2 H10	I/O I/O I/O	ST ST ST	
36	95 1 57 56	C4 B2 H10	I/O I/O	ST ST	
36	1 57 56	B2 H10	I/O	ST	
36	57 56	H10			
36	56		I		
		J11		ST	PORTG input pins.
48 —	74		I	ST	1
—		B11	I	ST	Timer1 external clock input.
	6	D1	I	ST	Timer2 external clock input.
—	7	E4	I	ST	Timer3 external clock input.
_	8	E2	Ι	ST	Timer4 external clock input.
_	9	E1	I	ST	Timer5 external clock input.
43	47	L9	I	ST	UART1 clear to send.
35, 49	48	K9	0	_	UART1 ready to send.
34, 50	52	K11	I	ST	UART1 receive.
33, 51	51, 53	J10, K10	0	_	UART1 transmit.
21	40	K6	I	ST	UART2 clear to send.
29	39	L6	0		UART2 ready to send.
31	49	L10	I	ST	UART2 receive.
32	50	L11	0	_	UART2 transmit.
35	55, 70	D11, H9	I/O	ST	Synchronous serial clock input/output for SPI1.
34	9, 54	E1, H8	Ι	ST	SPI1 data in.
33	53, 72	D9, J10	0		SPI1 data out.
14	23, 69	E10, J2	I/O	ST	SPI1 slave synchronization or frame pulse I/O.
4	10	E3	I/O	ST	Synchronous serial clock input/output for SPI2.
5	11	F4	Ι	ST	SPI2 data in.
6	12	F2	0	_	SPI2 data out.
8	14	F3	I/O	ST	SPI2 slave synchronization or frame pulse I/O.
37, 44	57, 66	E11, H10	I/O	ST	Synchronous serial clock input/output for I2C1.
36, 43	56, 67	E8, J11	I/O	ST	Synchronous serial data input/output for I2C1.
32	58	H11	I/O	ST	Synchronous serial clock input/output for I2C2.
31	59	G10	I/O	ST	Synchronous serial data input/output for I2C2.
T	35, 49 34, 50 33, 51 21 29 31 32 35 34 33 14 4 5 6 8 37, 44 36, 43 32 31 MOS = CMO	-9434735, 494834, 505233, 5151, 5321402939314932503555, 70349, 543353, 721423, 6941051161281437, 4457, 6636, 4356, 6732583159 $MOS = CMOS compare$	9         E1           43         47         L9           35, 49         48         K9           34, 50         52         K11           33, 51         51, 53         J10, K10           21         40         K6           29         39         L6           31         49         L10           32         50         L11           35         55, 70         D11, H9           34         9, 54         E1, H8           33         53, 72         D9, J10           14         23, 69         E10, J2           4         10         E3           5         11         F4           6         12         F2           8         14         F3           37, 44         57, 66         E11, H10           36, 43         56, 67         E8, J11           32         58         H11           31         59         G10	9         E1         I           43         47         L9         I           35, 49         48         K9         O           34, 50         52         K11         I           33, 51         51, 53         J10, K10         O           21         40         K6         I           29         39         L6         O           31         49         L10         I           32         50         L11         O           34         9, 54         E1, H8         I           33         53, 72         D9, J10         O           14         23, 69         E10, J2         I/O           4         10         E3         I/O           5         11         F4         I           6         12         F2         O           8         14         F3         I/O           36, 43         56, 67         E8, J11         I/O           31         59         G10         I/O           36, 43         56, 67         E8, J11         I/O           31         59         G10         I/O </td <td>         9         E1         I         ST           43         47         L9         I         ST           35, 49         48         K9         O            34, 50         52         K11         I         ST           33, 51         51, 53         J10, K10         O            21         40         K6         I         ST           29         39         L6         O            31         49         L10         I         ST           32         50         L11         O            34         9, 54         E1, H8         I         ST           33         53, 72         D9, J10         O            34         9, 54         E1, H8         I         ST           33         53, 72         D9, J10         O            14         23, 69         E10, J2         I/O         ST           5         11         F4         I         ST           6         12         F2         O            8         14         F3         I/O</td>	9         E1         I         ST           43         47         L9         I         ST           35, 49         48         K9         O            34, 50         52         K11         I         ST           33, 51         51, 53         J10, K10         O            21         40         K6         I         ST           29         39         L6         O            31         49         L10         I         ST           32         50         L11         O            34         9, 54         E1, H8         I         ST           33         53, 72         D9, J10         O            34         9, 54         E1, H8         I         ST           33         53, 72         D9, J10         O            14         23, 69         E10, J2         I/O         ST           5         11         F4         I         ST           6         12         F2         O            8         14         F3         I/O

# TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

## 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB<sup>®</sup> ICD 2, MPLAB ICD 3 or MPLAB REAL ICE<sup>™</sup>.

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "MPLAB<sup>®</sup> ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB<sup>®</sup> ICD 2" (poster) DS51265
- "MPLAB<sup>®</sup> ICD 2 Design Advisory" DS51566
- "Using MPLAB<sup>®</sup> ICD 3" (poster) DS51765
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" DS51764
- "MPLAB<sup>®</sup> REAL ICE™ In-Circuit Debugger User's Guide" DS51616
- "Using MPLAB<sup>®</sup> REAL ICE™" (poster) DS51749

## 2.6 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms. Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

# 2.7 Trace


The trace pins can be connected to a hardware-traceenabled programmer to provide a compress real time instruction trace. When used for trace the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 Ohm series resistor between the trace pins and the trace connector.

# 2.8 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0** "**Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

#### FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



### 3.2 Architecture Overview

The MIPS32<sup>®</sup> M4K<sup>®</sup> Processor Core contains several logic blocks working together in parallel, providing an efficient high performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e Support
- Enhanced JTAG (EJTAG) Controller

### 3.2.1 EXECUTION UNIT

The MIPS32<sup>®</sup> M4K<sup>®</sup> Processor Core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit general purpose registers used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- Load aligner
- Bypass multiplexers used to avoid stalls when executing instructions streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- Shifter and Store Aligner

### 3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The MIPS32<sup>®</sup> M4K<sup>®</sup> Processor Core includes a multiply/divide unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the integer unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32MX core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If rs is 8 bits wide, 23 iterations are skipped. For a 16bit-wide rs, 15 iterations are skipped, and for a 24-bitwide rs, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32MX core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

NOTES:

# 4.0 MEMORY ORGANIZATION

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 3. "Memory Organization" (DS61115) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX3XX/4XX microcontrollers provide 4 GB of unified virtual memory address space. All memory regions including program, data memory, SFRs and Configuration registers reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX3XX/4XX to execute from data memory.

### 4.1 Key Features

- 32-bit native data width
- Separate User and Kernel mode address space
- Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable and non-cacheable address regions

### 4.2 PIC32MX3XX/4XX Memory Layout

PIC32MX3XX/4XX microcontrollers implement two address spaces: Virtual and Physical. All hardware resources such as program memory, data memory and peripherals are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by peripherals such as DMA and Flash controller that access memory independently of CPU.

# TABLE 4-9: OUTPUT COMPARE1-5 REGISTERS MAP<sup>(1)</sup>

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OC1CON	31:16		—	—		_	_		—	—		—	—	—		—		0000
		15:0	ON	—	SIDL	—	—	—	—	—	—	—	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3010	OC1R	31:16 15:0								OC1R-	<31:0>								xxxx
3020	OC1RS	31:16								OC1RS	<31:0>								xxxx
		15:0																	xxxx
3200	OC2CON	31:16 15:0	ON		— SIDL		_	_	_		_		— OC32		- OCTSEL	—	— OCM<2:0>	_	0000
		31:16	ON													0000			
3210	OC2R	15:0		OC2R<31:0>												xxxx			
3220	OC2RS	31:16 15:0		OC2RS<31:0>											xxxx				
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_		_		xxxx
3400	OC3CON	15:0	ON	_	SIDL						_		OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3410	OC3R	31:16								OC3R•	-31.0>								xxxx
3410	0031	15:0								00310	.01.02								xxxx
3420	OC3RS	31:16 15:0								OC3RS	<31:0>								xxxx
3600	OC4CON	31:16	_			_	_	_	_	_	—		_	—	—		—	_	0000
3000		15:0	ON	—	SIDL	—	_	_	_	_	—		OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3610	OC4R	31:16 15:0								OC4R	<31:0>								xxxx
																			xxxx
3620	OC4RS	31:16 15:0								OC4RS	<31:0>								xxxx
3800	OC5CON	31:16	_	—	—	_	_	_	_	_	_	_	_	—	—	_	—		0000
		15:0	ON	—	SIDL	—	—	—	—	—	—	—	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3810	OC5R	31:16	OC5R<31:0>												XXXX				
		15:0 31:16	x1-16											xxxx					
3820	OC5RS	15:0												XXXX					

Legend:

x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

# TABLE 4-16: DMA CHANNELS 0-3 REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY<sup>(1)</sup> (CONTINUED)

riy	H1DSA -	Bit Kange	31/15	30/14	29/13	28/12													ця,
3160 DCH	H1DSA -					20/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3170 DCH		15:0				·				CHDSA	<31:0>								0000
3170 DCH		31:16	—	—	_	—	_	—	_	—	_	_	—	_	—	—	—	—	0000
	HISSIZ	15:0	—		—	—		—	—	—				CHSSI	Z<7:0>				0000
3180 DCH <sup>2</sup>	H1DSIZ	31:16	_	_	—	—		—	—	—	—			—	—	—	—	_	0000
3160 DCH		15:0	-	-	_	_	—	—	_	—				CHDSI	Z<7:0>				0000
3190 DCH1	HISPTR	31:16	_		_	_	—	-	_	_	_			—		—		-	0000
ST30 DCITI		15:0	—		—	_	—	_	—	_				CHSPT	R<7:0>				0000
31A0 DCH1		31:16	—		—	—	—	—	—	—	—			—	-	—		_	0000
SIA0 DOM		15:0	—	-	—	—	—	—	—	—				CHDPT	R<7:0>				0000
31B0 DCH	H1CSIZ	31:16	—	_	—	—	_	—	—	—	—	_	—	—	—	—	—	—	0000
olbo Doll	1110012	15:0	—	—	—	—		—	—	—				CHCSI	Z<7:0>			-	0000
31C0 DCH1	H1CPTR	31:16	—	_	—	—	_	—	—	—	—	—	—	—	—	—	—		0000
0.00 20		15:0	—	-	—	—	—	—	—	—				CHCPT	R<7:0>				0000
31D0 DCH	H1DAT	31:16	—	_	—	—	_	—	—	—	—	—	—	—	—	—	—		0000
0.00 000		15:0	—		—	—	—	—	—	—				CHPDA	T<7:0>				0000
31E0 DCH	H2CON	31:16	—	-	—	—	—	—	—	—	—	-	_	—	—	—	—	—	0000
		15:0	—		—	—	—	—	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	l<1:0>	0000
31F0 DCH2	12ECON	31:16	—	—	—	—	—	—	—	—				CHAIR	r				00FF
		15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FF00
3200 DCH	CH2INT	31:16	—	—	—	_	_	—	—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	
		15:0						—			CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	
3210 DCH	H2SSA -	31:16								CHSSA	<31:0>								0000
		15:0																	0000
3220 DCH	H2DSA	31:16 15:0								CHDSA	<31:0>								0000
2220 DCH		31:16	—	—	—	—		—	—	—	—			—	—	—	—	_	0000
3230 DCH2	H2SSIZ	15:0	_	—	—	—		—	—	—				CHSSI	Z<7:0>				0000
3240 DCH2	H2DSIZ	31:16	—	—	—	—		—	—	—	—	—	—	—	—	—	—	—	0000
3240 DCH	nzuəiz	15:0	—		—	—		—	—	—				CHDSI	Z<7:0>				0000
2250 0042	H2SPTR-	31:16	_	—	—	—		—	—	—	—		—	—	—	—	—	—	0000
3250 DCH2	nzəfi k	15:0	—		—	—	_	—	—	—				CHSPT	R<7:0>				0000

All registers except DCHxSPTR, DCHxDPTR and DCHxCPTR have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, Note 1: SET and INV Registers" for more information.

# TABLE 4-21:PORTA REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L,<br/>PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY<sup>(1)</sup>

ess										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	TRISA	31:16	_	_		_		_			_						_		0000
0000	INISA	15:0	TRISA15	TRISA14		-		TRISA10	TRISA9	-	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	C6FF
6010	PORTA	31:16	_	—	_	—	_	—	_	_	—	_	_	_	_	_	—	_	0000
0010	FURIA	15:0	RA15	RA14	_	_	—	RA10	RA9	—	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
6020	LATA	31:16	-	_	_	_	—	—	—	—	—	—	—	—	—	_	—	—	0000
6020	LAIA	15:0	LATA15	LATA14	—	—	_	LATA10	LATA9	—	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
6030	ODCA	31:16	—	—	—	—	_	—	_	—	—	_	_	—	_	_	—	_	0000
0030		15:0	ODCA15	ODCA14		—		ODCA10	ODCA9		ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

### TABLE 4-22: PORTB REGISTERS MAP<sup>(1)</sup>

ess										Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6040	TRISB	31:16	—	—	—	—	—	—	_	—	-	—	—	—	—	—	—	—	0000
6040	IRISD	15:0	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
6050	PORTB	31:16	-	—	—	_	—	_	—	_	—	—	_	—	—	_	_	—	0000
6050	PURID	15:0	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
6060	LATB	31:16	-	—	—	_	—	_	—	_	—	—	_	—	—	_	_	—	0000
0000	LAID	15:0	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
6070	ODCB	31:16	_	—	_	—	_	_	_	—	—	_	—	_	_	_	—	_	0000
0070	ODCB	15:0	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

NOTES:

# 10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER


- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 31. "Direct Memory Access (DMA) Controller" (DS61117) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32MX Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32MX (such as Peripheral Bus (PBUS) devices: SPI, UART, PMP, and so on) or memory itself.

Following are some of the key features of the DMA controller module:

- · Four Identical Channels, each featuring:
  - Auto-Increment Source and Destination Address Registers
  - Source and Destination Pointers
  - Memory to Memory and Memory to Peripheral Transfers

- Automatic Word-Size Detection:
  - Transfer Granularity, down to byte level
  - Bytes need not be word-aligned at source and destination
- Fixed Priority Channel Arbitration
- Flexible DMA Channel Operating Modes:
  - Manual (software) or automatic (interrupt) DMA requests
  - One-Shot or Auto-Repeat Block Transfer modes
  - Channel-to-channel chaining
- Flexible DMA Requests:
  - A DMA request can be selected from any of the peripheral interrupt sources
  - Each channel can select any (appropriate) observable interrupt as its DMA request source
  - A DMA transfer abort can be selected from any of the peripheral interrupt sources
    Pattern (data) match transfer termination
- Multiple DMA Channel Status Interrupts:
  - DMA channel block transfer complete
  - Source empty or half empty
  - Source empty of hair empty
  - Destination full or half-full
  - DMA transfer aborted due to an external event
  - Invalid DMA address generated
- DMA Debug Support Features:
  - Most recent address accessed by a DMA channel
  - Most recent DMA channel to transfer data
- CRC Generation Module:
  - CRC module can be assigned to any of the available channels
  - CRC module is highly configurable



### FIGURE 10-1: DMA BLOCK DIAGRAM

NOTES:

NOTES:

REGISTER 26-6: DDP	CON: DEBUG DATA PORT CONTROL REGISTER
--------------------	---------------------------------------

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
31:24	_	_		-	_	—	—	_
00.40	r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
23:16	_					—		_
45.0	r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
15:8	—	_	_	_	_	—	_	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	r-x	r-x
7:0	DDPUSB	DDPU1	DDPU2	DDPSPI1	JTAGEN	TROEN		_

#### Legend:

R = Readable bit	W = Writable bit	P = Programmable bit	r = Reserved bit
U = Unimplemented bit	-n = Bit Value at POR: ('0	', '1', x = Unknown)	

### bit 31-8 Reserved: Write '0'; ignore read

- bit 7 **DDPUSB:** Debug Data Port Enable for USB bit 1 = USB peripheral ignores USBFRZ (U1CNFG1<5>) setting 0 = USB peripheral follows USBFRZ setting
- bit 6 **DDPU1:** Debug Data Port Enable for UART1 bit 1 = UART1 peripheral ignores FRZ (U1MODE<14>) setting 0 = UART1 peripheral follows FRZ setting
- bit 5 **DDPU2:** Debug Data Port Enable for UART2 bit 1 = UART2 peripheral ignores FRZ (U2MODE<14>) setting 0 = UART2 peripheral follows FRZ setting
- bit 4 **DDPSPI1:** Debug Data Port Enable for SPI1 bit 1 = SPI1 peripheral ignores FRZ (SPI1CON<14>) setting 0 = SPI1 peripheral follows FRZ setting
- bit 3 **JTAGEN:** JTAG Port Enable bit
  - 1 = Enable JTAG Port
  - 0 = Disable JTAG Port
- bit 2 TROEN: Trace Output Enable bit
  - 1 = Enable Trace Port
  - 0 = Disable Trace Port
- bit 1-0 **Reserved:** Write '1'; ignore read

### 28.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

### 28.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

## 28.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 28.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

### 28.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility


DC CHAR	ACTERISTIC	S	(unless	d Operating Conditions: 2.3V t otherwise stated) ig temperature -40°C ≤TA ≤+85 -40°C ≤TA ≤+10	5°C for Indus		
Param. No.	Typical <sup>(3)</sup>	Max.	Units		Conditions		
Operating	Current (ID	o) <sup>(1,2)</sup>					
DC20	8.5	13	mA	Code executing from Flash	-40°C, +25°C, +85°C	_	4 MHz
	9	15			+105⁰C		
DC20c	4.0		mA	Code executing from SRAM	—		
DC21	23.5	32	mA	Code executing from Flash			20 MHz
DC21c	16.4	_	mA	Code executing from SRAM			(Note 4)
DC22	48	61	mA	Code executing from Flash			60 MHz
DC22c	45	—	mA	Code executing from SRAM			(Note 4)
DC23	55	75	mA	Code executing from Flash	-40°C, +25°C, +85°C	2.3V	80 MHz
	60	100			+105⁰C		
DC23c	55		mA	Code executing from SRAM		_	
DC24	—	100	μA	—	-40°C		
DC24a	—	130	μA	—	+25°C	2.3V	
DC24b	—	670	μA	—	+85°C	2.3V	
DC24c	—	850	μA	—	+105°C		
DC25	94	_	μA	—	-40°C		
DC25a	125	_	μA	—	+25°C	2 21/	
DC25b	302	_	μA	_	+85°C	3.3V	LPRC (31 kHz) (Note 4)
DC25d	400	_	μA	—	+105⁰C	]	
DC25c	71	_	μA	Code executing from SRAM	_		]
DC26	—	110	μA	—	-40°C		]
DC26a	—	180	μA	—	+25°C	3.6V	
DC26b	_	700	μA		+85°C	3.00	
DC26c	— 900 μA —		+105⁰C				

### TABLE 29-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

**Note 1:** A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type as well as temperature can have an impact on the current consumption.

- 2: The test conditions for IDD measurements are as follows: Oscillator mode = EC+PLL with OSC1 driven by external square wave from rail to rail and PBCLK divisor = 1:8. CPU, Program Flash and SRAM data memory are operational, Program Flash memory Wait states = 7, program cache and prefetch are disabled and SRAM data memory Wait states = 1. All peripheral modules are disabled (ON bit = 0). WDT and FSCM are disabled. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD.
- **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- 4: This parameter is characterized, but not tested in manufacturing.

### FIGURE 29-9: OC/PWM MODULE TIMING CHARACTERISTICS



### TABLE 29-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAF	RACTERIS	rics	(unless o	I Operating C therwise state g temperature	d) -40°C ≤	Ta ≤+85°C	<b>.6V</b> for Industrial C for V-Temp
Param No.	Symbol	Characteristics <sup>(1)</sup>	Min	Typical <sup>(2)</sup>	Max	Units	Conditions
OC15	TFD	Fault Input to PWM I/O Change	—	—	25	ns	_
OC20	TFLT	Fault Input Pulse Width	50	—	_	ns	—

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


AC CH	ARACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+105°C for V-Temp								
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions				
Clock P	arameter	S					·				
AD50	Tad	Analog-to-Digital Clock Period	65	_	—	ns	See Table 29-35 and Note 2				
AD51	TRC	Analog-to-Digital Internal RC Oscillator Period	—	250	—	ns	See Note 3				
Conver	sion Rate										
AD55	TCONV	Conversion Time	—	12 Tad	—		—				
AD56	FCNV	Throughput Rate	—	—	1000	KSPS	AVDD = 3.0V to 3.6V				
		(Sampling Speed)		_	400	KSPS	AVDD = 2.5V to 3.6V				
AD57	TSAMP	Sample Time	1 Tad		—	—	TSAMP must be $\geq$ 132 ns.				
Timing	Paramete	rs	1		II		I				
AD60	TPCS	Conversion Start from Sample Trigger	_	1.0 Tad	—		Auto-Convert Trigger (SSRC<2:0> = 111) not selected. See Note 3				
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 Tad	—	1.5 TAD	—	—				
AD62	TCSS	Conversion Completion to Sample Start (ASAM = 1)	—	0.5 TAD	—	_	See Note 3				
AD63	TDPU	Time to Stabilize Analog Stage from Analog-to-Digital OFF to Analog-to-Digital ON	_	—	2	μs	See Note 3				

### TABLE 29-36: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

**Note 1:** These parameters are characterized, but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

**3:** Characterized by design but not tested.



## FIGURE 29-22: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

### TABLE 29-39: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical	Max.	Units	Conditions
PM11	TWR	PMWR Pulse Width	—	1 Трв	_	_	—
PM12	TDVSU	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	2 Трв	_	_	_
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	1 Трв	—	_	—

Note 1: These parameters are characterized, but not tested in manufacturing.

# **30.0 PACKAGING INFORMATION**

### **30.1** Package Marking Information

