



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | MIPS32® M4K™                                                                                                                                                                    |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 80MHz                                                                                                                                                                           |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART                                                                                                                            |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                                                                                                                      |
| Number of I/O              | 53                                                                                                                                                                              |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                                               |
| RAM Size                   | 32K x 8                                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V                                                                                                                                                                     |
| Data Converters            | A/D 16x10b                                                                                                                                                                      |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 64-VFQFN Exposed Pad                                                                                                                                                            |
| Supplier Device Package    | 64-VQFN (9x9)                                                                                                                                                                   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mx340f128h-80i-mr">https://www.e-xfl.com/product-detail/microchip-technology/pic32mx340f128h-80i-mr</a> |

## Pin Diagrams (Continued)


### 64-Pin TQFP (General Purpose)

■ = Pins are up to 5V tolerant



# PIC32MX3XX/4XX

**FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION**



## 2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7  $\mu\text{F}$  to 47  $\mu\text{F}$ . This capacitor should be located as close to the device as possible.

## 2.3 Capacitor on Internal Voltage Regulator (VCAP/VCORE)

### 2.3.1 INTERNAL REGULATOR MODE

A low-ESR ( $< 1 \text{ Ohm}$ ) capacitor is required on the VCAP/VCORE pin, which is used to stabilize the internal voltage regulator output. The VCAP/VCORE pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to **Section 29.0 “Electrical Characteristics”** for additional information on CEFC specifications. This mode is enabled by connecting the ENVREG pin to VDD.

### 2.3.2 EXTERNAL REGULATOR MODE

In this mode the core voltage is supplied externally through the VCORE/VCAP pin. A low-ESR capacitor of 10  $\mu\text{F}$  is recommended on the VCAP/VCORE pin. This mode is enabled by grounding the ENVREG pin.

The placement of this capacitor should be close to the VCAP/VCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 26.3 “On-Chip Voltage Regulator”** for details.

## 2.4 Master Clear ( $\overline{\text{MCLR}}$ ) Pin

The  $\overline{\text{MCLR}}$  pin provides for two specific device functions:


- Device Reset
- Device Programming and Debugging

Pulling The  $\overline{\text{MCLR}}$  pin low generates a device reset. Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels ( $V_{IH}$  and  $V_{IL}$ ) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C, be isolated from the  $\overline{\text{MCLR}}$  pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

**FIGURE 2-2: EXAMPLE OF  $\overline{\text{MCLR}}$  PIN CONNECTIONS**



## 3.2 Architecture Overview

The MIPS32® M4K® Processor Core contains several logic blocks working together in parallel, providing an efficient high performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CPO)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e Support
- Enhanced JTAG (EJTAG) Controller

### 3.2.1 EXECUTION UNIT

The MIPS32® M4K® Processor Core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit general purpose registers used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- Load aligner
- Bypass multiplexers used to avoid stalls when executing instructions streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- Shifter and Store Aligner

### 3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The MIPS32® M4K® Processor Core includes a multiply/divide unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the integer unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32MX core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16-bit-wide *rs*, 15 iterations are skipped, and for a 24-bit-wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32MX core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

**TABLE 4-8: INPUT CAPTURE1-5 REGISTERS MAP**

| Virtual Address<br>(BF80..#) | Register<br>Name      | Bit Range | Bits         |       |       |       |       |       |       |      |       |          |      |      |       |          |      | All Resets |
|------------------------------|-----------------------|-----------|--------------|-------|-------|-------|-------|-------|-------|------|-------|----------|------|------|-------|----------|------|------------|
|                              |                       |           | 31/15        | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9  | 24/8 | 23/7  | 22/6     | 21/5 | 20/4 | 19/3  | 18/2     | 17/1 |            |
| 2000                         | IC1CON <sup>(1)</sup> | 31:16     | —            | —     | —     | —     | —     | —     | —     | —    | —     | —        | —    | —    | —     | —        | —    | 0000       |
|                              |                       | 15:0      | ON           | —     | SIDL  | —     | —     | —     | FEDGE | C32  | ICTMR | ICI<1:0> |      | ICOV | ICBNE | ICM<2:0> |      | 0000       |
| 2010                         | IC1BUF                | 31:16     | IC1BUF<31:0> |       |       |       |       |       |       |      |       |          |      |      |       |          |      | xxxx       |
|                              |                       | 15:0      |              |       |       |       |       |       |       |      |       |          |      |      |       |          |      | xxxx       |
| 2200                         | IC2CON <sup>(1)</sup> | 31:16     | —            | —     | —     | —     | —     | —     | —     | —    | —     | —        | —    | —    | —     | —        | —    | 0000       |
|                              |                       | 15:0      | ON           | —     | SIDL  | —     | —     | —     | FEDGE | C32  | ICTMR | ICI<1:0> |      | ICOV | ICBNE | ICM<2:0> |      | 0000       |
| 2210                         | IC2BUF                | 31:16     | IC2BUF<31:0> |       |       |       |       |       |       |      |       |          |      |      |       |          |      | xxxx       |
|                              |                       | 15:0      |              |       |       |       |       |       |       |      |       |          |      |      |       |          |      | xxxx       |
| 2400                         | IC3CON <sup>(1)</sup> | 31:16     | —            | —     | —     | —     | —     | —     | —     | —    | —     | —        | —    | —    | —     | —        | —    | 0000       |
|                              |                       | 15:0      | ON           | —     | SIDL  | —     | —     | —     | FEDGE | C32  | ICTMR | ICI<1:0> |      | ICOV | ICBNE | ICM<2:0> |      | 0000       |
| 2410                         | IC3BUF                | 31:16     | IC3BUF<31:0> |       |       |       |       |       |       |      |       |          |      |      |       |          |      | xxxx       |
|                              |                       | 15:0      |              |       |       |       |       |       |       |      |       |          |      |      |       |          |      | xxxx       |
| 2600                         | IC4CON <sup>(1)</sup> | 31:16     | —            | —     | —     | —     | —     | —     | —     | —    | —     | —        | —    | —    | —     | —        | —    | 0000       |
|                              |                       | 15:0      | ON           | —     | SIDL  | —     | —     | —     | FEDGE | C32  | ICTMR | ICI<1:0> |      | ICOV | ICBNE | ICM<2:0> |      | 0000       |
| 2610                         | IC4BUF                | 31:16     | IC4BUF<31:0> |       |       |       |       |       |       |      |       |          |      |      |       |          |      | xxxx       |
|                              |                       | 15:0      |              |       |       |       |       |       |       |      |       |          |      |      |       |          |      | xxxx       |
| 2800                         | IC5CON <sup>(1)</sup> | 31:16     | —            | —     | —     | —     | —     | —     | —     | —    | —     | —        | —    | —    | —     | —        | —    | 0000       |
|                              |                       | 15:0      | ON           | —     | SIDL  | —     | —     | —     | FEDGE | C32  | ICTMR | ICI<1:0> |      | ICOV | ICBNE | ICM<2:0> |      | 0000       |
| 2810                         | IC5BUF                | 31:16     | IC5BUF<31:0> |       |       |       |       |       |       |      |       |          |      |      |       |          |      | xxxx       |
|                              |                       | 15:0      |              |       |       |       |       |       |       |      |       |          |      |      |       |          |      | xxxx       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**TABLE 4-14: DMA GLOBAL REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY**

| Virtual Address<br>(BF88_#) | Register<br>Name      | Bit Range | Bits          |       |       |         |       |       |      |      |      |      |      |      |      |      |            |      | All Resets |
|-----------------------------|-----------------------|-----------|---------------|-------|-------|---------|-------|-------|------|------|------|------|------|------|------|------|------------|------|------------|
|                             |                       |           | 31/15         | 30/14 | 29/13 | 28/12   | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1       | 16/0 |            |
| 3000                        | DMACON <sup>(1)</sup> | 31:16     | —             | —     | —     | —       | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —          | —    | 0000       |
|                             |                       | 15:0      | ON            | —     | SIDL  | SUSPEND | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —          | —    | 0000       |
| 3010                        | DMASTAT               | 31:16     | —             | —     | —     | —       | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —          | —    | 0000       |
|                             |                       | 15:0      | —             | —     | —     | —       | —     | —     | —    | —    | —    | —    | —    | —    | RDWR | —    | DMACH<1:0> | —    | 0000       |
| 3020                        | DMAADDR               | 31:16     | DMAADDR<31:0> |       |       |         |       |       |      |      |      |      |      |      |      |      |            |      | 0000       |
|                             |                       | 15:0      |               |       |       |         |       |       |      |      |      |      |      |      |      |      |            |      | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**TABLE 4-15: DMA CRC REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY<sup>(1)</sup>**

| Virtual Address<br>(BF88_#) | Register<br>Name | Bit Range | Bits           |       |       |       |           |       |      |      |       |        |      |      |      |      |            |      | All Resets |
|-----------------------------|------------------|-----------|----------------|-------|-------|-------|-----------|-------|------|------|-------|--------|------|------|------|------|------------|------|------------|
|                             |                  |           | 31/15          | 30/14 | 29/13 | 28/12 | 27/11     | 26/10 | 25/9 | 24/8 | 23/7  | 22/6   | 21/5 | 20/4 | 19/3 | 18/2 | 17/1       | 16/0 |            |
| 3030                        | DCRCCON          | 31:16     | —              | —     | —     | —     | —         | —     | —    | —    | —     | —      | —    | —    | —    | —    | —          | —    | 0000       |
|                             |                  | 15:0      | —              | —     | —     | —     | PLEN<3:0> |       |      |      | CRCEN | CRCAPP | —    | —    | —    | —    | CRCCH<1:0> |      | 0000       |
| 3040                        | DCRCDATA         | 31:16     | —              | —     | —     | —     | —         | —     | —    | —    | —     | —      | —    | —    | —    | —    | —          | —    | 0000       |
|                             |                  | 15:0      | DCRCDATA<15:0> |       |       |       |           |       |      |      |       |        |      |      |      |      |            |      | 0000       |
| 3050                        | DCRCXOR          | 31:16     | —              | —     | —     | —     | —         | —     | —    | —    | —     | —      | —    | —    | —    | —    | —          | —    | 0000       |
|                             |                  | 15:0      | DCRCXOR<15:0>  |       |       |       |           |       |      |      |       |        |      |      |      |      |            |      | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**TABLE 4-29: PORTF REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L AND PIC32MX360F512L DEVICES ONLY<sup>(1)</sup>**

| Virtual Address<br>(BF88_#) | Register<br>Name | Bit Range | Bits  |       |         |         |       |       |      |        |        |        |        |        |        |        |        |        | All Resets |
|-----------------------------|------------------|-----------|-------|-------|---------|---------|-------|-------|------|--------|--------|--------|--------|--------|--------|--------|--------|--------|------------|
|                             |                  |           | 31/15 | 30/14 | 29/13   | 28/12   | 27/11 | 26/10 | 25/9 | 24/8   | 23/7   | 22/6   | 21/5   | 20/4   | 19/3   | 18/2   | 17/1   | 16/0   |            |
| 6140                        | TRISF            | 31:16     | —     | —     | —       | —       | —     | —     | —    | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | —     | —     | TRISF13 | TRISF12 | —     | —     | —    | TRISF8 | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 | 31FF       |
| 6150                        | PORTF            | 31:16     | —     | —     | —       | —       | —     | —     | —    | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | —     | —     | RF13    | RF12    | —     | —     | —    | RF8    | RF7    | RF6    | RF5    | RF4    | RF3    | RF2    | RF1    | RF0    | xxxx       |
| 6160                        | LATF             | 31:16     | —     | —     | —       | —       | —     | —     | —    | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | —     | —     | LATF13  | LATF12  | —     | —     | —    | LATF8  | LATF7  | LATF6  | LATF5  | LATF4  | LATF3  | LATF2  | LATF1  | LATF0  | xxxx       |
| 6170                        | ODCF             | 31:16     | —     | —     | —       | —       | —     | —     | —    | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | —     | —     | ODCF13  | ODCF12  | —     | —     | —    | ODCF8  | ODCF7  | ODCF6  | ODCF5  | ODCF4  | ODCF3  | ODCF2  | ODCF1  | ODCF0  | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**TABLE 4-30: PORTF REGISTERS MAP FOR PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY<sup>(1)</sup>**

| Virtual Address<br>(BF88_#) | Register<br>Name | Bit Range | Bits  |       |         |         |       |       |      |        |      |      |        |        |        |        |        |        | All Resets |
|-----------------------------|------------------|-----------|-------|-------|---------|---------|-------|-------|------|--------|------|------|--------|--------|--------|--------|--------|--------|------------|
|                             |                  |           | 31/15 | 30/14 | 29/13   | 28/12   | 27/11 | 26/10 | 25/9 | 24/8   | 23/7 | 22/6 | 21/5   | 20/4   | 19/3   | 18/2   | 17/1   | 16/0   |            |
| 6140                        | TRISF            | 31:16     | —     | —     | —       | —       | —     | —     | —    | —      | —    | —    | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | —     | —     | TRISF13 | TRISF12 | —     | —     | —    | TRISF8 | —    | —    | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 | 313F       |
| 6150                        | PORTF            | 31:16     | —     | —     | —       | —       | —     | —     | —    | —      | —    | —    | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | —     | —     | RF13    | RF12    | —     | —     | —    | RF8    | —    | —    | RF5    | RF4    | RF3    | RF2    | RF1    | RF0    | xxxx       |
| 6160                        | LATF             | 31:16     | —     | —     | —       | —       | —     | —     | —    | —      | —    | —    | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | —     | —     | LATF13  | LATF12  | —     | —     | —    | LATF8  | —    | —    | LATF5  | LATF4  | LATF3  | LATF2  | LATF1  | LATF0  | xxxx       |
| 6170                        | ODCF             | 31:16     | —     | —     | —       | —       | —     | —     | —    | —      | —    | —    | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                  | 15:0      | —     | —     | ODCF13  | ODCF12  | —     | —     | —    | ODCF8  | —    | —    | ODCF5  | ODCF4  | ODCF3  | ODCF2  | ODCF1  | ODCF0  | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**TABLE 4-43: USB REGISTERS MAP<sup>(1)</sup> (CONTINUED)**

| Virtual Address<br>(BF88_#) | Register<br>Name      | Bit Range | Bits  |       |       |       |       |       |      |      |              |          |        |          |            |        |         |        | All Resets |
|-----------------------------|-----------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|--------------|----------|--------|----------|------------|--------|---------|--------|------------|
|                             |                       |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7         | 22/6     | 21/5   | 20/4     | 19/3       | 18/2   | 17/1    | 16/0   |            |
| 5280                        | U1FRML <sup>(3)</sup> | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | FRML<7:0>    |          |        |          |            |        |         |        | 0000       |
| 5290                        | U1FRMH <sup>(3)</sup> | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | FRMH<10:8> |        |         |        | 0000       |
| 52A0                        | U1TOK                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | PID<3:0>     |          |        |          | EP<3:0>    |        |         |        | 0000       |
| 52B0                        | U1SOF                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | CNT<7:0>     |          |        |          |            |        |         |        | 0000       |
| 52C0                        | U1BDTP2               | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | BDTPTRH<7:0> |          |        |          |            |        |         |        | 0000       |
| 52D0                        | U1BDTP3               | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | BDTPTRU<7:0> |          |        |          |            |        |         |        | 0000       |
| 52E0                        | U1CNFG1               | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | UTEYE        | UOEMON   | USBFRZ | USBSIDL  | —          | —      | —       | —      | 0000       |
| 5300                        | U1EP0                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | LSPD         | RETRYDIS | —      | EPCONDIS | EPRXEN     | EPTXEN | EPSTALL | EPHSHK | 0000       |
| 5310                        | U1EP1                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | EPCONDIS | EPRXEN     | EPTXEN | EPSTALL | EPHSHK | 0000       |
| 5320                        | U1EP2                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | EPCONDIS | EPRXEN     | EPTXEN | EPSTALL | EPHSHK | 0000       |
| 5330                        | U1EP3                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | EPCONDIS | EPRXEN     | EPTXEN | EPSTALL | EPHSHK | 0000       |
| 5340                        | U1EP4                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | EPCONDIS | EPRXEN     | EPTXEN | EPSTALL | EPHSHK | 0000       |
| 5350                        | U1EP5                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | EPCONDIS | EPRXEN     | EPTXEN | EPSTALL | EPHSHK | 0000       |
| 5360                        | U1EP6                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | EPCONDIS | EPRXEN     | EPTXEN | EPSTALL | EPHSHK | 0000       |
| 5370                        | U1EP7                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | —        | —          | —      | —       | —      | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —      | EPCONDIS | EPRXEN     | EPTXEN | EPSTALL | EPHSHK | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.

**2:** This register does not have associated CLR, SET, and INV registers.

**3:** All bits in this register are read-only; therefore, CLR, SET, and INV registers are not supported.

**4:** The reset value for this bit is undefined.

## 6.0 RESETS

**Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 7. “Resets”** (DS61118) of the “PIC32 Family Reference Manual”, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).


**2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Master Clear Reset Pin
- SWR: Software Reset
- WDTR: Watchdog Timer Reset
- BOR: Brown-out Reset
- CMR: Configuration Mismatch Reset

A simplified block diagram of the Reset module is illustrated in Figure 6-1.

**FIGURE 6-1: SYSTEM RESET BLOCK DIAGRAM**



## 10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

**Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 31. “Direct Memory Access (DMA) Controller”** (DS61117) of the “PIC32 Family Reference Manual”, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

**2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.


The PIC32MX Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32MX (such as Peripheral Bus (PBUS) devices: SPI, UART, PMP, and so on) or memory itself.

Following are some of the key features of the DMA controller module:

- Four Identical Channels, each featuring:
  - Auto-Increment Source and Destination Address Registers
  - Source and Destination Pointers
  - Memory to Memory and Memory to Peripheral Transfers


- Automatic Word-Size Detection:
  - Transfer Granularity, down to byte level
  - Bytes need not be word-aligned at source and destination
- Fixed Priority Channel Arbitration
- Flexible DMA Channel Operating Modes:
  - Manual (software) or automatic (interrupt) DMA requests
  - One-Shot or Auto-Repeat Block Transfer modes
  - Channel-to-channel chaining
- Flexible DMA Requests:
  - A DMA request can be selected from any of the peripheral interrupt sources
  - Each channel can select any (appropriate) observable interrupt as its DMA request source
  - A DMA transfer abort can be selected from any of the peripheral interrupt sources
  - Pattern (data) match transfer termination
- Multiple DMA Channel Status Interrupts:
  - DMA channel block transfer complete
  - Source empty or half empty
  - Destination full or half-full
  - DMA transfer aborted due to an external event
  - Invalid DMA address generated
- DMA Debug Support Features:
  - Most recent address accessed by a DMA channel
  - Most recent DMA channel to transfer data
- CRC Generation Module:
  - CRC module can be assigned to any of the available channels
  - CRC module is highly configurable

**FIGURE 10-1: DMA BLOCK DIAGRAM**



\_\_\_\_\_

|  |
|--|
|  |
|--|



# PIC32MX3XX/4XX

---

NOTES:

# PIC32MX3XX/4XX

---


NOTES:

**TABLE 27-1: MIPS32® INSTRUCTION SET (CONTINUED)**


| Instruction | Description                                      | Function                                                                                          |
|-------------|--------------------------------------------------|---------------------------------------------------------------------------------------------------|
| TGE         | Trap if Greater Than or Equal                    | if (int)Rs >= (int)Rt<br>TrapException                                                            |
| TGEI        | Trap if Greater Than or Equal Immediate          | if (int)Rs >= (int)Immed<br>TrapException                                                         |
| TGEIU       | Trap if Greater Than or Equal Immediate Unsigned | if (uns)Rs >= (uns)Immed<br>TrapException                                                         |
| TGEU        | Trap if Greater Than or Equal Unsigned           | if (uns)Rs >= (uns)Rt<br>TrapException                                                            |
| TLT         | Trap if Less Than                                | if (int)Rs < (int)Rt<br>TrapException                                                             |
| TLTI        | Trap if Less Than Immediate                      | if (int)Rs < (int)Immed<br>TrapException                                                          |
| TLTIU       | Trap if Less Than Immediate Unsigned             | if (uns)Rs < (uns)Immed<br>TrapException                                                          |
| TLTU        | Trap if Less Than Unsigned                       | if (uns)Rs < (uns)Rt<br>TrapException                                                             |
| TNE         | Trap if Not Equal                                | if Rs != Rt<br>TrapException                                                                      |
| TNEI        | Trap if Not Equal Immediate                      | if Rs != (int)Immed<br>TrapException                                                              |
| WAIT        | Wait for Interrupt                               | Go to a low power mode and stall until interrupt occurs                                           |
| WRPGPR      | Write to GPR in Previous Shadow Set              | SGPR[SRSCtl <sub>PSS</sub> , Rd] = Rt                                                             |
| WSBH        | Word Swap Bytes Within Halfwords                 | Rd = Rt <sub>23..16</sub>    Rt <sub>31..24</sub>    Rt <sub>7..0</sub><br>   Rt <sub>15..8</sub> |
| XOR         | Exclusive OR                                     | Rd = Rs ^ Rt                                                                                      |
| XORI        | Exclusive OR Immediate                           | Rt = Rs ^ (uns)Immed                                                                              |

**Note 1:** This instruction is deprecated and should not be used.


**FIGURE 29-14: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)**




**FIGURE 29-15: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)**



**FIGURE 29-18: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS**  
(CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)



**FIGURE 29-22: PARALLEL MASTER PORT WRITE TIMING DIAGRAM**




**TABLE 29-39: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS**

| AC CHARACTERISTICS |         |                                                                     | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +105°C for V-Temp |         |      |       |            |
|--------------------|---------|---------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|------|-------|------------|
| Param. No.         | Symbol  | Characteristics <sup>(1)</sup>                                      | Min.                                                                                                                                                                  | Typical | Max. | Units | Conditions |
| PM11               | TWR     | PMWR Pulse Width                                                    | —                                                                                                                                                                     | 1 TPB   | —    | —     | —          |
| PM12               | TDVSU   | Data Out Valid before PMWR or PMENB goes Inactive (data setup time) | —                                                                                                                                                                     | 2 TPB   | —    | —     | —          |
| PM13               | TDVHOLD | PMWR or PMEMB Invalid to Data Out Invalid (data hold time)          | —                                                                                                                                                                     | 1 TPB   | —    | —     | —          |

**Note 1:** These parameters are characterized, but not tested in manufacturing.

**FIGURE 29-23: EJTAG TIMING CHARACTERISTICS**




**TABLE 29-41: EJTAG TIMING REQUIREMENTS**

| AC CHARACTERISTICS |            |                                                  |      | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +105°C for V-Temp |       |            |
|--------------------|------------|--------------------------------------------------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|------------|
| Param. No.         | Symbol     | Description <sup>(1)</sup>                       | Min. | Max.                                                                                                                                                                  | Units | Conditions |
| EJ1                | TTCKCYC    | TCK Cycle Time                                   | 25   | —                                                                                                                                                                     | ns    | —          |
| EJ2                | TTCKHIGH   | TCK High Time                                    | 10   | —                                                                                                                                                                     | ns    | —          |
| EJ3                | TTCKLOW    | TCK Low Time                                     | 10   | —                                                                                                                                                                     | ns    | —          |
| EJ4                | TTSETUP    | TAP Signals Setup Time Before Rising TCK         | 5    | —                                                                                                                                                                     | ns    | —          |
| EJ5                | TTHOLD     | TAP Signals Hold Time After Rising TCK           | 3    | —                                                                                                                                                                     | ns    | —          |
| EJ6                | TTDOOUT    | TDO Output Delay Time from Falling TCK           | —    | 5                                                                                                                                                                     | ns    | —          |
| EJ7                | TTDOZSTATE | TDO 3-State Delay Time from Falling TCK          | —    | 5                                                                                                                                                                     | ns    | —          |
| EJ8                | TTRSTLOW   | TRST Low Time                                    | 25   | —                                                                                                                                                                     | ns    | —          |
| EJ9                | TRF        | TAP Signals Rise/Fall Time, All Input and Output | —    | —                                                                                                                                                                     | ns    | —          |

**Note 1:** These parameters are characterized, but not tested in manufacturing.

## 100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Units                    |    | MILLIMETERS |      |      |
|--------------------------|----|-------------|------|------|
| Dimension Limits         |    | MIN         | NOM  | MAX  |
| Number of Leads          | N  | 100         |      |      |
| Lead Pitch               | e  | 0.40 BSC    |      |      |
| Overall Height           | A  | –           | –    | 1.20 |
| Molded Package Thickness | A2 | 0.95        | 1.00 | 1.05 |
| Standoff                 | A1 | 0.05        | –    | 0.15 |
| Foot Length              | L  | 0.45        | 0.60 | 0.75 |
| Footprint                | L1 | 1.00 REF    |      |      |
| Foot Angle               | φ  | 0°          | 3.5° | 7°   |
| Overall Width            | E  | 14.00 BSC   |      |      |
| Overall Length           | D  | 14.00 BSC   |      |      |
| Molded Package Width     | E1 | 12.00 BSC   |      |      |
| Molded Package Length    | D1 | 12.00 BSC   |      |      |
| Lead Thickness           | c  | 0.09        | –    | 0.20 |
| Lead Width               | b  | 0.13        | 0.18 | 0.23 |
| Mold Draft Angle Top     | α  | 11°         | 12°  | 13°  |
| Mold Draft Angle Bottom  | β  | 11°         | 12°  | 13°  |

**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Chamfers at corners are optional; size may vary.
- Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

# PIC32MX3XX/4XX

---

**W**

Watchdog Timer

|                           |     |
|---------------------------|-----|
| Operation .....           | 137 |
| WWW Address.....          | 209 |
| WWW, On-Line Support..... | 19  |

---

---

## Worldwide Sales and Service

---

---

### AMERICAS

#### Corporate Office

2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

#### Atlanta

Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

#### Boston

Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

#### Chicago

Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

#### Cleveland

Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

#### Dallas

Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

#### Detroit

Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

#### Indianapolis

Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

#### Los Angeles

Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

#### Santa Clara

Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

#### Toronto

Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

#### Asia Pacific Office

Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

#### Australia - Sydney

Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

#### China - Beijing

Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

#### China - Chengdu

Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

#### China - Chongqing

Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

#### China - Hangzhou

Tel: 86-571-2819-3180  
Fax: 86-571-2819-3189

#### China - Hong Kong SAR

Tel: 852-2401-1200  
Fax: 852-2401-3431

#### China - Nanjing

Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

#### China - Qingdao

Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

#### China - Shanghai

Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

#### China - Shenyang

Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

#### China - Shenzhen

Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

#### China - Wuhan

Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

#### China - Xian

Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

#### China - Xiamen

Tel: 86-592-2388138  
Fax: 86-592-2388130

#### China - Zhuhai

Tel: 86-756-3210040  
Fax: 86-756-3210049

### ASIA/PACIFIC

#### India - Bangalore

Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

#### India - New Delhi

Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

#### India - Pune

Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

#### Japan - Yokohama

Tel: 81-45-471- 6166  
Fax: 81-45-471-6122

#### Korea - Daegu

Tel: 82-53-744-4301  
Fax: 82-53-744-4302

#### Korea - Seoul

Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

#### Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

#### Malaysia - Penang

Tel: 60-4-227-8870  
Fax: 60-4-227-4068

#### Philippines - Manila

Tel: 63-2-634-9065  
Fax: 63-2-634-9069

#### Singapore

Tel: 65-6334-8870  
Fax: 65-6334-8850

#### Taiwan - Hsin Chu

Tel: 886-3-6578-300  
Fax: 886-3-6578-370

#### Taiwan - Kaohsiung

Tel: 886-7-213-7830  
Fax: 886-7-330-9305

#### Taiwan - Taipei

Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

#### Thailand - Bangkok

Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

#### Austria - Wels

Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

#### Denmark - Copenhagen

Tel: 45-4450-2828  
Fax: 45-4485-2829

#### France - Paris

Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

#### Germany - Munich

Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

#### Italy - Milan

Tel: 39-0331-742611  
Fax: 39-0331-466781

#### Netherlands - Drunen

Tel: 31-416-690399  
Fax: 31-416-690340

#### Spain - Madrid

Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

#### UK - Wokingham

Tel: 44-118-921-5869  
Fax: 44-118-921-5820

05/02/11