




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                   |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                            |
| Core Processor             | MIPS32® M4K™                                                                                                                                                                      |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                                |
| Speed                      | 80MHz                                                                                                                                                                             |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART                                                                                                                              |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                                                                                                                        |
| Number of I/O              | 53                                                                                                                                                                                |
| Program Memory Size        | 256KB (256K x 8)                                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                                             |
| EEPROM Size                | -                                                                                                                                                                                 |
| RAM Size                   | 32K x 8                                                                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V                                                                                                                                                                       |
| Data Converters            | A/D 16x10b                                                                                                                                                                        |
| Oscillator Type            | Internal                                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                                |
| Mounting Type              | Surface Mount                                                                                                                                                                     |
| Package / Case             | 64-VFQFN Exposed Pad                                                                                                                                                              |
| Supplier Device Package    | 64-VQFN (9x9)                                                                                                                                                                     |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mx340f256ht-80v-mr">https://www.e-xfl.com/product-detail/microchip-technology/pic32mx340f256ht-80v-mr</a> |

# PIC32MX3XX/4XX

**TABLE 3: PIN NAMES: PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F128L, AND PIC32MX360F512L DEVICES**

| Pin Number | Full Pin Name        |
|------------|----------------------|
| A1         | PMD4/RE4             |
| A2         | PMD3/RE3             |
| A3         | TRD0/RG13            |
| A4         | PMD0/RE0             |
| A5         | PMD8/RG0             |
| A6         | PMD10/RF1            |
| A7         | ENVREG               |
| A8         | Vss                  |
| A9         | IC5/PMD12/RD12       |
| A10        | OC3/RD2              |
| A11        | OC2/RD1              |
| B1         | No Connect (NC)      |
| B2         | RG15                 |
| B3         | PMD2/RE2             |
| B4         | PMD1/RE1             |
| B5         | TRD3/RA7             |
| B6         | PMD11/RF0            |
| B7         | VCAP/VCORE           |
| B8         | PMRD/CN14/RD5        |
| B9         | OC4/RD3              |
| B10        | Vss                  |
| B11        | SOSCO/T1CK/CN0/RC14  |
| C1         | PMD6/RE6             |
| C2         | VDD                  |
| C3         | TRD1/RG12            |
| C4         | TRD2/RG14            |
| C5         | TRCLK/RA6            |
| C6         | No Connect (NC)      |
| C7         | PMD15/CN16/RD7       |
| C8         | OC5/PMWR/CN13/RD4    |
| C9         | VDD                  |
| C10        | SOSCI/CN1/RC13       |
| C11        | IC4/PMCS1/PMA14/RD11 |
| D1         | T2CK/RC1             |
| D2         | PMD7/RE7             |
| D3         | PMD5/RE5             |
| D4         | Vss                  |
| D5         | Vss                  |
| D6         | No Connect (NC)      |
| D7         | PMD14/CN15/RD6       |
| D8         | PMD13/CN19/RD13      |
| D9         | OC1/RD0              |
| D10        | No Connect (NC)      |
| D11        | IC3/PMCS2/PMA15/RD10 |
| E1         | T5CK/RC4             |
| E2         | T4CK/RC3             |
| E3         | SCK2/PMA5/CN8/RG6    |
| E4         | T3CK/RC2             |
| E5         | VDD                  |
| E6         | PMD9/RG1             |
| E7         | Vss                  |

| Pin Number | Full Pin Name          |
|------------|------------------------|
| E8         | INT4/RA15              |
| E9         | RTCC/IC1/RD8           |
| E10        | IC2/RD9                |
| E11        | INT3/RA14              |
| F1         | MCLR                   |
| F2         | SDO2/PMA3/CN10/RG8     |
| F3         | SS2/PMA2/CN11/RG9      |
| F4         | SDI2/PMA4/CN9/RG7      |
| F5         | Vss                    |
| F6         | No Connect (NC)        |
| F7         | No Connect (NC)        |
| F8         | VDD                    |
| F9         | OSC1/CLKI/RC12         |
| F10        | Vss                    |
| F11        | OSC2/CLKO/RC15         |
| G1         | INT1/RE8               |
| G2         | INT2/RE9               |
| G3         | TMS/RA0                |
| G4         | No Connect (NC)        |
| G5         | VDD                    |
| G6         | Vss                    |
| G7         | Vss                    |
| G8         | No Connect (NC)        |
| G9         | TDO/RA5                |
| G10        | SDA2/RA3               |
| G11        | TDI/RA4                |
| H1         | AN5/C1IN+/CN7/RB5      |
| H2         | AN4/C1IN-/CN6/RB4      |
| H3         | Vss                    |
| H4         | VDD                    |
| H5         | No Connect (NC)        |
| H6         | VDD                    |
| H7         | No Connect (NC)        |
| H8         | SDI1/RF7               |
| H9         | SCK1/INT0/RF6          |
| H10        | SCL1/RG2               |
| H11        | SCL2/RA2               |
| J1         | AN3/C2IN+/CN5/RB3      |
| J2         | AN2/C2IN-/SS1/CN4/RB2  |
| J3         | PGED2/AN7/RB7          |
| J4         | AVDD                   |
| J5         | AN11/PMA12/RB11        |
| J6         | TCK/RA1                |
| J7         | AN12/PMA11/RB12        |
| J8         | No Connect (NC)        |
| J9         | No Connect (NC)        |
| J10        | SDO1/RF8               |
| J11        | SDA1/RG3               |
| K1         | PGEC1/AN1/CN3/RB1      |
| K2         | PGED1/AN0/CN2/RB0      |
| K3         | VREF+/CVREF+/PMA6/RA10 |

**TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name | Pin Number <sup>(1)</sup> |              |              | Pin Type | Buffer Type | Description                                                                                |
|----------|---------------------------|--------------|--------------|----------|-------------|--------------------------------------------------------------------------------------------|
|          | 64-pin QFN/TQFP           | 100-pin TQFP | 121-pin XBGA |          |             |                                                                                            |
| TMS      | 23                        | 17           | G3           | I        | ST          | JTAG Test mode select pin.                                                                 |
| TCK      | 27                        | 38           | J6           | I        | ST          | JTAG test clock input pin.                                                                 |
| TDI      | 28                        | 60           | G11          | I        | ST          | JTAG test data input pin.                                                                  |
| TDO      | 24                        | 61           | G9           | O        | —           | JTAG test data output pin.                                                                 |
| RTCC     | 42                        | 68           | E9           | O        | —           | Real-Time Clock Alarm Output.                                                              |
| CVREF-   | 15                        | 28           | L2           | I        | Analog      | Comparator Voltage Reference (low).                                                        |
| CVREF+   | 16                        | 29           | K3           | I        | Analog      | Comparator Voltage Reference (high).                                                       |
| CVREFOUT | 23                        | 34           | L5           | O        | Analog      | Comparator Voltage Reference Output.                                                       |
| C1IN-    | 12                        | 21           | H2           | I        | Analog      | Comparator 1 Negative Input.                                                               |
| C1IN+    | 11                        | 20           | H1           | I        | Analog      | Comparator 1 Positive Input.                                                               |
| C1OUT    | 21                        | 32           | K4           | O        | —           | Comparator 1 Output.                                                                       |
| C2IN-    | 14                        | 23           | J2           | I        | Analog      | Comparator 2 Negative Input.                                                               |
| C2IN+    | 13                        | 22           | J1           | I        | Analog      | Comparator 2 Positive Input.                                                               |
| C2OUT    | 22                        | 33           | L4           | O        | —           | Comparator 2 Output.                                                                       |
| PMA0     | 30                        | 44           | L8           | I/O      | TTL/ST      | Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes). |
| PMA1     | 29                        | 43           | K7           | I/O      | TTL/ST      | Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes). |
| PMA2     | 8                         | 14           | F3           | O        | —           | Parallel Master Port Address (De-multiplexed Master Modes).                                |
| PMA3     | 6                         | 12           | F2           | O        | —           |                                                                                            |
| PMA4     | 5                         | 11           | F4           | O        | —           |                                                                                            |
| PMA5     | 4                         | 10           | E3           | O        | —           |                                                                                            |
| PMA6     | 16                        | 29           | K3           | O        | —           |                                                                                            |
| PMA7     | 22                        | 28           | L2           | O        | —           |                                                                                            |
| PMA8     | 32                        | 50           | L11          | O        | —           |                                                                                            |
| PMA9     | 31                        | 49           | L10          | O        | —           |                                                                                            |
| PMA10    | 28                        | 42           | L7           | O        | —           |                                                                                            |
| PMA11    | 27                        | 41           | J7           | O        | —           |                                                                                            |
| PMA12    | 24                        | 35           | J5           | O        | —           |                                                                                            |
| PMA13    | 23                        | 34           | L5           | O        | —           |                                                                                            |
| PMA14    | 45                        | 71           | C11          | O        | —           |                                                                                            |
| PMA15    | 44                        | 70           | D11          | O        | —           |                                                                                            |
| PMCS1    | 45                        | 71           | C11          | O        | —           | Parallel Master Port Chip Select 1 Strobe.                                                 |
| PMCS2    | 44                        | 70           | D11          | O        | —           | Parallel Master Port Chip Select 2 Strobe.                                                 |

**Legend:** CMOS = CMOS compatible input or output  
ST = Schmitt Trigger input with CMOS levels  
TTL = TTL input buffer

Analog = Analog input      P = Power  
O = Output                      I = Input

**Note 1:** Pin numbers are provided for reference only. See the “Pin Diagrams” section for device pin availability.

## 2.9 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the Analog-to-Digital input pins (ANx) as “digital” pins by setting all bits in the ADPCFG register.

The bits in this register that correspond to the Analog-to-Digital pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain Analog-to-Digital pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all Analog-to-Digital pins being recognized as analog input pins, resulting in the port value being read as a logic ‘0’, which may affect user application functionality.

## 2.10 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternately, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

## 4.0 MEMORY ORGANIZATION

**Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 3. “Memory Organization”** (DS61115) of the “*PIC32 Family Reference Manual*”, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

PIC32MX3XX/4XX microcontrollers provide 4 GB of unified virtual memory address space. All memory regions including program, data memory, SFRs and Configuration registers reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX3XX/4XX to execute from data memory.

## 4.1 Key Features

- 32-bit native data width
- Separate User and Kernel mode address space
- Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable and non-cacheable address regions

## 4.2 PIC32MX3XX/4XX Memory Layout

PIC32MX3XX/4XX microcontrollers implement two address spaces: Virtual and Physical. All hardware resources such as program memory, data memory and peripherals are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by peripherals such as DMA and Flash controller that access memory independently of CPU.

**TABLE 4-2: INTERRUPT REGISTERS MAP FOR PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY<sup>(1)</sup>**

| Virtual Address<br>(BF88_#) | Register<br>Name       | Bit Range | Bits        |         |         |             |         |            |             |          |          |          |          |        |             |        |        |             | All Resets |
|-----------------------------|------------------------|-----------|-------------|---------|---------|-------------|---------|------------|-------------|----------|----------|----------|----------|--------|-------------|--------|--------|-------------|------------|
|                             |                        |           | 31/15       | 30/14   | 29/13   | 28/12       | 27/11   | 26/10      | 25/9        | 24/8     | 23/7     | 22/6     | 21/5     | 20/4   | 19/3        | 18/2   | 17/1   | 16/0        |            |
| 1000                        | INTCON                 | 31:16     | —           | —       | —       | —           | —       | —          | —           | —        | —        | —        | —        | —      | —           | —      | —      | SS0         | 0000       |
|                             |                        | 15:0      | —           | —       | —       | MVEC        | —       | TPC<2:0>   |             |          | —        | —        | —        | INT4EP | INT3EP      | INT2EP | INT1EP | INT0EP      | 0000       |
| 1010                        | INTSTAT <sup>(2)</sup> | 31:16     | —           | —       | —       | —           | —       | —          | —           | —        | —        | —        | —        | —      | —           | —      | —      | —           | 0000       |
|                             |                        | 15:0      | —           | —       | —       | —           | —       | SRIPL<2:0> |             |          | —        | —        | VEC<5:0> |        |             |        |        | —           | —          |
| 1020                        | IPTMR                  | 31:16     | IPTMR<31:0> |         |         |             |         |            |             |          |          |          |          |        |             |        |        |             | 0000       |
|                             |                        | 15:0      |             |         |         |             |         |            |             |          |          |          |          |        |             |        |        |             | 0000       |
| 1030                        | IFS0                   | 31:16     | I2C1MIF     | I2C1SIF | I2C1BIF | U1TXIF      | U1RXIF  | U1EIF      | SPI1RXIF    | SPI1TXIF | SPI1EIF  | OC5IF    | IC5IF    | T5IF   | INT4IF      | OC4IF  | IC4IF  | T4IF        | 0000       |
|                             |                        | 15:0      | INT3IF      | OC3IF   | IC3IF   | T3IF        | INT2IF  | OC2IF      | IC2IF       | T2IF     | INT1IF   | OC1IF    | IC1IF    | T1IF   | INT0IF      | CS1IF  | CS0IF  | CTIF        | 0000       |
| 1040                        | IFS1                   | 31:16     | —           | —       | —       | —           | —       | —          | USBIF       | FCEIF    | —        | —        | —        | —      | DMA3IF      | DMA2IF | DMA1IF | DMA0IF      | 0000       |
|                             |                        | 15:0      | RTCCIF      | FSCMIF  | I2C2MIF | I2C2SIF     | I2C2BIF | U2TXIF     | U2RXIF      | U2EIF    | SPI2RXIF | SPI2TXIF | SPI2EIF  | CMP2IF | CMP1IF      | PMPIF  | AD1IF  | CNIF        | 0000       |
| 1060                        | IEC0                   | 31:16     | I2C1MIE     | I2C1SIE | I2C1BIE | U1TXIE      | U1RXIE  | U1EIE      | SPI1RXIE    | SPI1TXIE | SPI1EIE  | OC5IE    | IC5IE    | T5IE   | INT4IE      | OC4IE  | IC4IE  | T4IE        | 0000       |
|                             |                        | 15:0      | INT3IE      | OC3IE   | IC3IE   | T3IE        | INT2IE  | OC2IE      | IC2IE       | T2IE     | INT1IE   | OC1IE    | IC1IE    | T1IE   | INT0IE      | CS1IE  | CS0IE  | CTIE        | 0000       |
| 1070                        | IEC1                   | 31:16     | —           | —       | —       | —           | —       | —          | USBIE       | FCEIE    | —        | —        | —        | —      | DMA3IE      | DMA2IE | DMA1IE | DMA0IE      | 0000       |
|                             |                        | 15:0      | RTCCIE      | FSCMIE  | I2C2MIE | I2C2SIE     | I2C2BIE | U2TXIE     | U2RXIE      | U2EIE    | SPI2RXIE | SPI2TXIE | SPI2EIE  | CMP2IE | CMP1IE      | PMPIE  | AD1IE  | CNIE        | 0000       |
| 1090                        | IPC0                   | 31:16     | —           | —       | —       | INT0IP<2:0> |         |            | INT0IS<1:0> |          |          | —        | —        | —      | CS1IP<2:0>  |        |        | CS1IS<1:0>  | 0000       |
|                             |                        | 15:0      | —           | —       | —       | CS0IP<2:0>  |         |            | CS0IS<1:0>  |          |          | —        | —        | —      | CTIP<2:0>   |        |        | CTIS<1:0>   | 0000       |
| 10A0                        | IPC1                   | 31:16     | —           | —       | —       | INT1IP<2:0> |         |            | INT1IS<1:0> |          |          | —        | —        | —      | OC1IP<2:0>  |        |        | OC1IS<1:0>  | 0000       |
|                             |                        | 15:0      | —           | —       | —       | IC1IP<2:0>  |         |            | IC1IS<1:0>  |          |          | —        | —        | —      | T1IP<2:0>   |        |        | T1IS<1:0>   | 0000       |
| 10B0                        | IPC2                   | 31:16     | —           | —       | —       | INT2IP<2:0> |         |            | INT2IS<1:0> |          |          | —        | —        | —      | OC2IP<2:0>  |        |        | OC2IS<1:0>  | 0000       |
|                             |                        | 15:0      | —           | —       | —       | IC2IP<2:0>  |         |            | IC2IS<1:0>  |          |          | —        | —        | —      | T2IP<2:0>   |        |        | T2IS<1:0>   | 0000       |
| 10C0                        | IPC3                   | 31:16     | —           | —       | —       | INT3IP<2:0> |         |            | INT3IS<1:0> |          |          | —        | —        | —      | OC3IP<2:0>  |        |        | OC3IS<1:0>  | 0000       |
|                             |                        | 15:0      | —           | —       | —       | IC3IP<2:0>  |         |            | IC3IS<1:0>  |          |          | —        | —        | —      | T3IP<2:0>   |        |        | T3IS<1:0>   | 0000       |
| 10D0                        | IPC4                   | 31:16     | —           | —       | —       | INT4IP<2:0> |         |            | INT4IS<1:0> |          |          | —        | —        | —      | OC4IP<2:0>  |        |        | OC4IS<1:0>  | 0000       |
|                             |                        | 15:0      | —           | —       | —       | IC4IP<2:0>  |         |            | IC4IS<1:0>  |          |          | —        | —        | —      | T4IP<2:0>   |        |        | T4IS<1:0>   | 0000       |
| 10E0                        | IPC5                   | 31:16     | —           | —       | —       | SPI1IP<2:0> |         |            | SPI1IS<1:0> |          |          | —        | —        | —      | OC5IP<2:0>  |        |        | OC5IS<1:0>  | 0000       |
|                             |                        | 15:0      | —           | —       | —       | IC5IP<2:0>  |         |            | IC5IS<1:0>  |          |          | —        | —        | —      | T5IP<2:0>   |        |        | T5IS<1:0>   | 0000       |
| 10F0                        | IPC6                   | 31:16     | —           | —       | —       | AD1IP<2:0>  |         |            | AD1IS<1:0>  |          |          | —        | —        | —      | CNIP<2:0>   |        |        | CNIS<1:0>   | 0000       |
|                             |                        | 15:0      | —           | —       | —       | I2C1IP<2:0> |         |            | I2C1IS<1:0> |          |          | —        | —        | —      | U1IP<2:0>   |        |        | U1IS<1:0>   | 0000       |
| 1100                        | IPC7                   | 31:16     | —           | —       | —       | SPI2IP<2:0> |         |            | SPI2IS<1:0> |          |          | —        | —        | —      | CMP2IP<2:0> |        |        | CMP2IS<1:0> | 0000       |
|                             |                        | 15:0      | —           | —       | —       | CMP1IP<2:0> |         |            | CMP1IS<1:0> |          |          | —        | —        | —      | PMP1P<2:0>  |        |        | PMP1S<1:0>  | 0000       |
| 1110                        | IPC8                   | 31:16     | —           | —       | —       | RTCCIP<2:0> |         |            | RTCCIS<1:0> |          |          | —        | —        | —      | FSCMP<2:0>  |        |        | FSCMIS<1:0> | 0000       |
|                             |                        | 15:0      | —           | —       | —       | I2C2IP<2:0> |         |            | I2C2IS<1:0> |          |          | —        | —        | —      | U2IP<2:0>   |        |        | U2IS<1:0>   | 0000       |
| 1120                        | IPC9                   | 31:16     | —           | —       | —       | DMA3IP<2:0> |         |            | DMA3IS<1:0> |          |          | —        | —        | —      | DMA2IP<2:0> |        |        | DMA2IS<1:0> | 0000       |
|                             |                        | 15:0      | —           | —       | —       | DMA1IP<2:0> |         |            | DMA1IS<1:0> |          |          | —        | —        | —      | DMA0IP<2:0> |        |        | DMA0IS<1:0> | 0000       |
| 1140                        | IPC11                  | 31:16     | —           | —       | —       | —           | —       | —          | —           | —        | —        | —        | —        | —      | —           | —      | —      | —           | 0000       |
|                             |                        | 15:0      | —           | —       | —       | USBIP<2:0>  |         |            | USBIS<1:0>  |          |          | —        | —        | —      | FCEIP<2:0>  |        |        | FCEIS<1:0>  | 0000       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** Except where noted, all registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.

**2:** This register does not have associated CLR, SET, and INV registers.

**TABLE 4-16: DMA CHANNELS 0-3 REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY<sup>(1)</sup> (CONTINUED)**

| Virtual Address<br>(BF88_#) | Register<br>Name | Bit Range | Bits        |       |       |       |       |       |      |             |        |        |        |        |        |        |            |        | All Resets |
|-----------------------------|------------------|-----------|-------------|-------|-------|-------|-------|-------|------|-------------|--------|--------|--------|--------|--------|--------|------------|--------|------------|
|                             |                  |           | 31/15       | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8        | 23/7   | 22/6   | 21/5   | 20/4   | 19/3   | 18/2   | 17/1       | 16/0   |            |
| 3160                        | DCH1DSA          | 31:16     | CHDSA<31:0> |       |       |       |       |       |      |             |        |        |        |        |        |        |            |        | 0000       |
|                             |                  | 15:0      |             |       |       |       |       |       |      |             |        |        |        |        |        |        |            |        | 0000       |
| 3170                        | DCH1SSIZ         | 31:16     | —           | —     | —     | —     | —     | —     | —    | —           | —      | —      | —      | —      | —      | —      | —          | 0000   |            |
|                             |                  | 15:0      | —           | —     | —     | —     | —     | —     | —    | CHSSIZ<7:0> |        |        |        |        |        |        |            | 0000   |            |
| 3180                        | DCH1DSIZ         | 31:16     | —           | —     | —     | —     | —     | —     | —    | —           | —      | —      | —      | —      | —      | —      | —          | 0000   |            |
|                             |                  | 15:0      | —           | —     | —     | —     | —     | —     | —    | CHDSIZ<7:0> |        |        |        |        |        |        |            | 0000   |            |
| 3190                        | DCH1SPTR         | 31:16     | —           | —     | —     | —     | —     | —     | —    | —           | —      | —      | —      | —      | —      | —      | —          | 0000   |            |
|                             |                  | 15:0      | —           | —     | —     | —     | —     | —     | —    | CHSPTR<7:0> |        |        |        |        |        |        |            | 0000   |            |
| 31A0                        | DCH1DPTR         | 31:16     | —           | —     | —     | —     | —     | —     | —    | —           | —      | —      | —      | —      | —      | —      | —          | 0000   |            |
|                             |                  | 15:0      | —           | —     | —     | —     | —     | —     | —    | CHDPTR<7:0> |        |        |        |        |        |        |            | 0000   |            |
| 31B0                        | DCH1CSIZ         | 31:16     | —           | —     | —     | —     | —     | —     | —    | —           | —      | —      | —      | —      | —      | —      | —          | 0000   |            |
|                             |                  | 15:0      | —           | —     | —     | —     | —     | —     | —    | CHCSIZ<7:0> |        |        |        |        |        |        |            | 0000   |            |
| 31C0                        | DCH1CPTR         | 31:16     | —           | —     | —     | —     | —     | —     | —    | —           | —      | —      | —      | —      | —      | —      | —          | 0000   |            |
|                             |                  | 15:0      | —           | —     | —     | —     | —     | —     | —    | CHCPTR<7:0> |        |        |        |        |        |        |            | 0000   |            |
| 31D0                        | DCH1DAT          | 31:16     | —           | —     | —     | —     | —     | —     | —    | —           | —      | —      | —      | —      | —      | —      | —          | 0000   |            |
|                             |                  | 15:0      | —           | —     | —     | —     | —     | —     | —    | CHPDAT<7:0> |        |        |        |        |        |        |            | 0000   |            |
| 31E0                        | DCH2CON          | 31:16     | —           | —     | —     | —     | —     | —     | —    | —           | —      | —      | —      | —      | —      | —      | —          | 0000   |            |
|                             |                  | 15:0      | —           | —     | —     | —     | —     | —     | —    | CHCHNS      | CHEN   | CHAED  | CHCHN  | CHAEN  | —      | CHEDET | CHPRI<1:0> | 0000   |            |
| 31F0                        | DCH2ECON         | 31:16     | —           | —     | —     | —     | —     | —     | —    | CHAIRQ<7:0> |        |        |        |        |        |        |            | 00FF   |            |
|                             |                  | 15:0      | CHSIRQ<7:0> |       |       |       |       |       |      |             | CFORCE | CABORT | PATEN  | SIRQEN | AIRQEN | —      | —          | —      | FF00       |
| 3200                        | DCH2INT          | 31:16     | —           | —     | —     | —     | —     | —     | —    | —           | CHSDIE | CHSHIE | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE     | CHERIE | 0000       |
|                             |                  | 15:0      | —           | —     | —     | —     | —     | —     | —    | —           | CHSDIF | CHSHIF | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF     | CHERIF | 0000       |
| 3210                        | DCH2SSA          | 31:16     | CHSSA<31:0> |       |       |       |       |       |      |             |        |        |        |        |        |        |            |        | 0000       |
|                             |                  | 15:0      |             |       |       |       |       |       |      |             |        |        |        |        |        |        |            |        | 0000       |
| 3220                        | DCH2DSA          | 31:16     | CHDSA<31:0> |       |       |       |       |       |      |             |        |        |        |        |        |        |            |        | 0000       |
|                             |                  | 15:0      |             |       |       |       |       |       |      |             |        |        |        |        |        |        |            |        | 0000       |
| 3230                        | DCH2SSIZ         | 31:16     | —           | —     | —     | —     | —     | —     | —    | —           | —      | —      | —      | —      | —      | —      | —          | 0000   |            |
|                             |                  | 15:0      | —           | —     | —     | —     | —     | —     | —    | CHSSIZ<7:0> |        |        |        |        |        |        |            | 0000   |            |
| 3240                        | DCH2DSIZ         | 31:16     | —           | —     | —     | —     | —     | —     | —    | —           | —      | —      | —      | —      | —      | —      | —          | 0000   |            |
|                             |                  | 15:0      | —           | —     | —     | —     | —     | —     | —    | CHDSIZ<7:0> |        |        |        |        |        |        |            | 0000   |            |
| 3250                        | DCH2SPTR         | 31:16     | —           | —     | —     | —     | —     | —     | —    | —           | —      | —      | —      | —      | —      | —      | —          | 0000   |            |
|                             |                  | 15:0      | —           | —     | —     | —     | —     | —     | —    | CHSPTR<7:0> |        |        |        |        |        |        |            | 0000   |            |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers except DCHxSPTR, DCHxDPTR and DCHxCPTR have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.

**TABLE 4-37: PARALLEL MASTER PORT REGISTERS MAP<sup>(1)</sup>**

| Virtual Address<br>(BF80_#) | Register<br>Name | Bit Range | Bits          |           |            |             |       |        |           |        |            |      |            |      |      |            |      |      | All Resets |
|-----------------------------|------------------|-----------|---------------|-----------|------------|-------------|-------|--------|-----------|--------|------------|------|------------|------|------|------------|------|------|------------|
|                             |                  |           | 31/15         | 30/14     | 29/13      | 28/12       | 27/11 | 26/10  | 25/9      | 24/8   | 23/7       | 22/6 | 21/5       | 20/4 | 19/3 | 18/2       | 17/1 | 16/0 |            |
| 7000                        | PMCON            | 31:16     | —             | —         | —          | —           | —     | —      | —         | —      | —          | —    | —          | —    | —    | —          | —    | —    | 0000       |
|                             |                  | 15:0      | ON            | —         | SIDL       | ADRMUX<1:0> |       | PMPCTL | PTWREN    | PTRDEN | CSF<1:0>   |      | ALP        | CS2P | CS1P | —          | WRSP | RDSP | 0000       |
| 7010                        | PMMODE           | 31:16     | —             | —         | —          | —           | —     | —      | —         | —      | —          | —    | —          | —    | —    | —          | —    | —    | 0000       |
|                             |                  | 15:0      | BUSY          | IRQM<1:0> |            | INCM<1:0>   |       | MODE16 | MODE<1:0> |        | WAITB<1:0> |      | WAITM<3:0> |      |      | WAITE<1:0> |      |      | 0000       |
| 7020                        | PMADDR           | 31:16     | —             | —         | —          | —           | —     | —      | —         | —      | —          | —    | —          | —    | —    | —          | —    | —    | 0000       |
|                             |                  | 15:0      | CS2EN/A15     | CS1EN/A14 | ADDR<13:0> |             |       |        |           |        |            |      |            |      |      |            |      |      |            |
| 7030                        | PMDOUT           | 31:16     | DATAOUT<31:0> |           |            |             |       |        |           |        |            |      |            |      |      |            |      |      | 0000       |
|                             |                  | 15:0      |               |           |            |             |       |        |           |        |            |      |            |      |      |            |      |      | 0000       |
| 7040                        | PMDIN            | 31:16     | DATAIN<31:0>  |           |            |             |       |        |           |        |            |      |            |      |      |            |      |      | 0000       |
|                             |                  | 15:0      |               |           |            |             |       |        |           |        |            |      |            |      |      |            |      |      | 0000       |
| 7050                        | PMAEN            | 31:16     | —             | —         | —          | —           | —     | —      | —         | —      | —          | —    | —          | —    | —    | —          | —    | —    | 0000       |
|                             |                  | 15:0      | PTEN<15:0>    |           |            |             |       |        |           |        |            |      |            |      |      |            |      |      | 0000       |
| 7060                        | PMSTAT           | 31:16     | —             | —         | —          | —           | —     | —      | —         | —      | —          | —    | —          | —    | —    | —          | —    | —    | 0000       |
|                             |                  | 15:0      | IBF           | IBOV      | —          | —           | IB3F  | IB2F   | IB1F      | IB0F   | OBE        | OBUF | —          | —    | OB3E | OB2E       | OB1E | OB0E | 008F       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.

**TABLE 4-38: PROGRAMMING AND DIAGNOSTICS REGISTERS MAP**

| Virtual Address<br>(BF80_#) | Register<br>Name | Bit Range | Bits  |       |       |       |       |       |      |      |      |      |      |      |        |       |      |      | All Resets |
|-----------------------------|------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|--------|-------|------|------|------------|
|                             |                  |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3   | 18/2  | 17/1 | 16/0 |            |
| F200                        | DDPCON           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —      | —     | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | JTAGEN | TROEN | —    | —    | 0008       |

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.



# PIC32MX3XX/4XX

---

NOTES:

**TABLE 7-1: INTERRUPT IRQ AND VECTOR LOCATION (CONTINUED)**

| Interrupt Source <sup>(1)</sup>     | IRQ | Vector Number | Interrupt Bit Location |          |              |             |
|-------------------------------------|-----|---------------|------------------------|----------|--------------|-------------|
| Highest Natural Order Priority      |     |               | Flag                   | Enable   | Priority     | Subpriority |
| SPI2E – SPI2 Fault                  | 37  | 31            | IFS1<5>                | IEC1<5>  | IPC7<28:26>  | IPC7<25:24> |
| SPI2TX – SPI2 Transfer Done         | 38  | 31            | IFS1<6>                | IEC1<6>  | IPC7<28:26>  | IPC7<25:24> |
| SPI2RX – SPI2 Receive Done          | 39  | 31            | IFS1<7>                | IEC1<7>  | IPC7<28:26>  | IPC7<25:24> |
| U2E – UART2 Error                   | 40  | 32            | IFS1<8>                | IEC1<8>  | IPC8<4:2>    | IPC8<1:0>   |
| U2RX – UART2 Receiver               | 41  | 32            | IFS1<9>                | IEC1<9>  | IPC8<4:2>    | IPC8<1:0>   |
| U2TX – UART2 Transmitter            | 42  | 32            | IFS1<10>               | IEC1<10> | IPC8<4:2>    | IPC8<1:0>   |
| I2C2B – I2C2 Bus Collision Event    | 43  | 33            | IFS1<11>               | IEC1<11> | IPC8<12:10>  | IPC8<9:8>   |
| I2C2S – I2C2 Slave Event            | 44  | 33            | IFS1<12>               | IEC1<12> | IPC8<12:10>  | IPC8<9:8>   |
| I2C2M – I2C2 Master Event           | 45  | 33            | IFS1<13>               | IEC1<13> | IPC8<12:10>  | IPC8<9:8>   |
| FSCM – Fail-Safe Clock Monitor      | 46  | 34            | IFS1<14>               | IEC1<14> | IPC8<20:18>  | IPC8<17:16> |
| RTCC – Real-Time Clock and Calendar | 47  | 35            | IFS1<15>               | IEC1<15> | IPC8<28:26>  | IPC8<25:24> |
| DMA0 – DMA Channel 0                | 48  | 36            | IFS1<16>               | IEC1<16> | IPC9<4:2>    | IPC9<1:0>   |
| DMA1 – DMA Channel 1                | 49  | 37            | IFS1<17>               | IEC1<17> | IPC9<12:10>  | IPC9<9:8>   |
| DMA2 – DMA Channel 2                | 50  | 38            | IFS1<18>               | IEC1<18> | IPC9<20:18>  | IPC9<17:16> |
| DMA3 – DMA Channel 3                | 51  | 39            | IFS1<19>               | IEC1<19> | IPC9<28:26>  | IPC9<25:24> |
| FCE – Flash Control Event           | 56  | 44            | IFS1<24>               | IEC1<24> | IPC11<4:2>   | IPC11<1:0>  |
| USB                                 | 57  | 45            | IFS1<25>               | IEC1<25> | IPC11<12:10> | IPC11<9:8>  |
| Lowest Natural Order Priority       |     |               |                        |          |              |             |

**Note 1:** Not all interrupt sources are available on all devices. See **TABLE 1: “PIC32MX General Purpose – Features”** and **TABLE 2: “PIC32MX USB – Features”** for available peripherals.

# PIC32MX3XX/4XX

---

NOTES:

## 14.0 TIMER2/3 AND TIMER4/5

**Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. “Timers”** (DS61105) of the *“PIC32 Family Reference Manual”*, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

This family of PIC32MX devices features four synchronous 16-bit timers (default) that can operate as a free-running interval timer for various timing applications and counting external events. The following modes are supported:

- Synchronous Internal 16-bit Timer
- Synchronous Internal 16-bit Gated Timer
- Synchronous External 16-bit Timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:


- Synchronous Internal 32-bit Timer
- Synchronous Internal 32-bit Gated Timer
- Synchronous External 32-bit Timer

**Note:** Throughout this chapter, references to registers TxCON, TMRx and PRx use 'x' to represent Timer2 through 5 in 16-bit modes. In 32-bit modes, 'x' represents Timer2 or 4; 'y' represents Timer3 or 5.

## 14.1 Additional Supported Features

- Selectable clock prescaler
- Timers operational during CPU Idle
- Time base for input capture and output compare modules (Timer2 and Timer3 only)
- ADC event trigger (Timer3 only)
- Fast bit manipulation using CLR, SET and INV registers

**FIGURE 14-1: TIMER2, 3, 4, 5 BLOCK DIAGRAM (16-BIT)**



# PIC32MX3XX/4XX

---

NOTES:

## 17.0 SERIAL PERIPHERAL INTERFACE (SPI)

**Note 1:** This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 23. “Serial Peripheral Interface (SPI)”** (DS61106) of the “PIC32 Family Reference Manual”, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).


**2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, Analog-to-Digital Converters, etc. The PIC32MX SPI module is compatible with Motorola® SPI and SIOP interfaces.


Following are some of the key features of this module:

- Master and Slave Modes Support
- Four Different Clock Formats
- Framed SPI Protocol Support
- User Configurable 8-bit, 16-bit and 32-bit Data Width
- Separate SPI Data Registers for Receive and Transmit
- Programmable Interrupt Event on every 8-bit, 16-bit and 32-bit Data Transfer
- Operation during CPU Sleep and Idle Mode
- Fast Bit Manipulation using CLR, SET and INV Registers


**FIGURE 17-1: SPI MODULE BLOCK DIAGRAM**



**FIGURE 19-4: UART RECEPTION**



**FIGURE 19-5: UART RECEPTION WITH RECEIVE OVERRUN**



**TABLE 27-1: MIPS32® INSTRUCTION SET (CONTINUED)**


| Instruction | Description                                      | Function                                                                                          |
|-------------|--------------------------------------------------|---------------------------------------------------------------------------------------------------|
| TGE         | Trap if Greater Than or Equal                    | if (int)Rs >= (int)Rt<br>TrapException                                                            |
| TGEI        | Trap if Greater Than or Equal Immediate          | if (int)Rs >= (int)Immed<br>TrapException                                                         |
| TGEIU       | Trap if Greater Than or Equal Immediate Unsigned | if (uns)Rs >= (uns)Immed<br>TrapException                                                         |
| TGEU        | Trap if Greater Than or Equal Unsigned           | if (uns)Rs >= (uns)Rt<br>TrapException                                                            |
| TLT         | Trap if Less Than                                | if (int)Rs < (int)Rt<br>TrapException                                                             |
| TLTI        | Trap if Less Than Immediate                      | if (int)Rs < (int)Immed<br>TrapException                                                          |
| TLTIU       | Trap if Less Than Immediate Unsigned             | if (uns)Rs < (uns)Immed<br>TrapException                                                          |
| TLTU        | Trap if Less Than Unsigned                       | if (uns)Rs < (uns)Rt<br>TrapException                                                             |
| TNE         | Trap if Not Equal                                | if Rs != Rt<br>TrapException                                                                      |
| TNEI        | Trap if Not Equal Immediate                      | if Rs != (int)Immed<br>TrapException                                                              |
| WAIT        | Wait for Interrupt                               | Go to a low power mode and stall until interrupt occurs                                           |
| WRPGPR      | Write to GPR in Previous Shadow Set              | SGPR[SRSCtl <sub>PSS</sub> , Rd] = Rt                                                             |
| WSBH        | Word Swap Bytes Within Halfwords                 | Rd = Rt <sub>23..16</sub>    Rt <sub>31..24</sub>    Rt <sub>7..0</sub><br>   Rt <sub>15..8</sub> |
| XOR         | Exclusive OR                                     | Rd = Rs ^ Rt                                                                                      |
| XORI        | Exclusive OR Immediate                           | Rt = Rs ^ (uns)Immed                                                                              |

**Note 1:** This instruction is deprecated and should not be used.



# PIC32MX3XX/4XX

**FIGURE 29-11: SPIx MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS**



**TABLE 29-29: SPIx MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS**

| AC CHARACTERISTICS |                       |                                               | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +105°C for V-Temp |                        |      |       |                    |
|--------------------|-----------------------|-----------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|------|-------|--------------------|
| Param. No.         | Symbol                | Characteristics <sup>(1)</sup>                | Min.                                                                                                                                                                  | Typical <sup>(2)</sup> | Max. | Units | Conditions         |
| SP10               | TsCL                  | SCKx Output Low Time <sup>(3)</sup>           | Tsck/2                                                                                                                                                                | —                      | —    | ns    | —                  |
| SP11               | TsCH                  | SCKx Output High Time <sup>(3)</sup>          | Tsck/2                                                                                                                                                                | —                      | —    | ns    | —                  |
| SP20               | TscF                  | SCKx Output Fall Time <sup>(4)</sup>          | —                                                                                                                                                                     | —                      | —    | ns    | See parameter DO32 |
| SP21               | TscR                  | SCKx Output Rise Time <sup>(4)</sup>          | —                                                                                                                                                                     | —                      | —    | ns    | See parameter DO31 |
| SP30               | TdOF                  | SDOx Data Output Fall Time <sup>(4)</sup>     | —                                                                                                                                                                     | —                      | —    | ns    | See parameter DO32 |
| SP31               | TdOR                  | SDOx Data Output Rise Time <sup>(4)</sup>     | —                                                                                                                                                                     | —                      | —    | ns    | See parameter DO31 |
| SP35               | TsCH2doV,<br>TsCL2doV | SDOx Data Output Valid after<br>SCKx Edge     | —                                                                                                                                                                     | —                      | 15   | ns    | VDD > 2.7V         |
|                    |                       |                                               | —                                                                                                                                                                     | —                      | 20   | ns    | VDD < 2.7V         |
| SP36               | TdoV2sc,<br>TdoV2scl  | SDOx Data Output Setup to<br>First SCKx Edge  | 15                                                                                                                                                                    | —                      | —    | ns    | —                  |
| SP40               | TdiV2sch,<br>TdiV2scl | Setup Time of SDIx Data Input<br>to SCKx Edge | 15                                                                                                                                                                    | —                      | —    | ns    | VDD > 2.7V         |
|                    |                       |                                               | 20                                                                                                                                                                    | —                      | —    | ns    | VDD < 2.7V         |
| SP41               | TsCH2diL,<br>TsCL2diL | Hold Time of SDIx Data Input<br>to SCKx Edge  | 15                                                                                                                                                                    | —                      | —    | ns    | VDD > 2.7V         |
|                    |                       |                                               | 20                                                                                                                                                                    | —                      | —    | ns    | VDD < 2.7V         |


**Note 1:** These parameters are characterized, but not tested in manufacturing.

**2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.

**FIGURE 29-12: SPIx MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS**



**TABLE 29-30: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS**

| AC CHARACTERISTICS |                       |                                                       | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +105°C for V-Temp |                        |      |       |                    |
|--------------------|-----------------------|-------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|------|-------|--------------------|
| Param. No.         | Symbol                | Characteristics <sup>(1)</sup>                        | Min.                                                                                                                                                                  | Typical <sup>(2)</sup> | Max. | Units | Conditions         |
| SP70               | TsCL                  | SCKx Input Low Time <sup>(3)</sup>                    | Tsck/2                                                                                                                                                                | —                      | —    | ns    | —                  |
| SP71               | TsCH                  | SCKx Input High Time <sup>(3)</sup>                   | Tsck/2                                                                                                                                                                | —                      | —    | ns    | —                  |
| SP72               | TscF                  | SCKx Input Fall Time                                  | —                                                                                                                                                                     | —                      | —    | ns    | See parameter DO32 |
| SP73               | TscR                  | SCKx Input Rise Time                                  | —                                                                                                                                                                     | —                      | —    | ns    | See parameter DO31 |
| SP30               | TdoF                  | SDOx Data Output Fall Time <sup>(4)</sup>             | —                                                                                                                                                                     | —                      | —    | ns    | See parameter DO32 |
| SP31               | TdoR                  | SDOx Data Output Rise Time <sup>(4)</sup>             | —                                                                                                                                                                     | —                      | —    | ns    | See parameter DO31 |
| SP35               | TsCH2DoV,<br>TsCL2DoV | SDOx Data Output Valid after<br>SCKx Edge             | —                                                                                                                                                                     | —                      | 15   | ns    | VDD > 2.7V         |
|                    |                       |                                                       | —                                                                                                                                                                     | —                      | 20   | ns    | VDD < 2.7V         |
| SP40               | TdiV2sCH,<br>TdiV2sCL | Setup Time of SDIx Data Input<br>to SCKx Edge         | 10                                                                                                                                                                    | —                      | —    | ns    | —                  |
| SP41               | TsCH2diL,<br>TsCL2diL | Hold Time of SDIx Data Input<br>to SCKx Edge          | 10                                                                                                                                                                    | —                      | —    | ns    | —                  |
| SP50               | TssL2sCH,<br>TssL2sCL | SSx ↓ to SCKx ↑ or SCKx Input                         | 175                                                                                                                                                                   | —                      | —    | ns    | —                  |
| SP51               | TssH2DoZ              | SSx ↑ to SDOx Output<br>High-Impedance <sup>(3)</sup> | 5                                                                                                                                                                     | —                      | 25   | ns    | —                  |
| SP52               | TsCH2ssH,<br>TsCL2ssH | SSx after SCKx Edge                                   | Tsck + 20                                                                                                                                                             | —                      | —    | ns    | —                  |

**Note 1:** These parameters are characterized, but not tested in manufacturing.

**2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** The minimum clock period for SCKx is 40 ns.

**4:** Assumes 50 pF load on all SPIx pins.

# PIC32MX3XX/4XX

**TABLE 29-34: ADC MODULE SPECIFICATIONS (CONTINUED)**

| AC CHARACTERISTICS                                           |                  |                                | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +105°C for V-Temp |         |      |       |                                                         |
|--------------------------------------------------------------|------------------|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|------|-------|---------------------------------------------------------|
| Param. No.                                                   | Symbol           | Characteristics                | Min.                                                                                                                                                                  | Typical | Max. | Units | Conditions                                              |
| <b>ADC Accuracy – Measurements with Internal VREF+/VREF-</b> |                  |                                |                                                                                                                                                                       |         |      |       |                                                         |
| AD20d                                                        | Nr               | Resolution                     | 10 data bits                                                                                                                                                          |         |      | bits  | (Note 3)                                                |
| AD21d                                                        | INL              | Integral Nonlinearity          | —                                                                                                                                                                     | —       | <±1  | LSb   | VINL = AVSS = 0V,<br>AVDD = 2.5V to 3.6V<br>(Note 3)    |
| AD22d                                                        | DNL              | Differential Nonlinearity      | —                                                                                                                                                                     | —       | <±1  | LSb   | VINL = AVSS = 0V,<br>AVDD = 2.5V to 3.6V<br>(Notes 2,3) |
| AD23d                                                        | GERR             | Gain Error                     | —                                                                                                                                                                     | —       | <±4  | LSb   | VINL = AVSS = 0V,<br>AVDD = 2.5V to 3.6V<br>(Note 3)    |
| AD24d                                                        | E <sub>OFF</sub> | Offset Error                   | —                                                                                                                                                                     | —       | <±2  | LSb   | VINL = AVSS = 0V,<br>AVDD = 2.5V to 3.6V<br>(Note 3)    |
| AD25d                                                        | —                | Monotonicity                   | —                                                                                                                                                                     | —       | —    | —     | Guaranteed                                              |
| <b>Dynamic Performance</b>                                   |                  |                                |                                                                                                                                                                       |         |      |       |                                                         |
| AD31b                                                        | SINAD            | Signal to Noise and Distortion | 55                                                                                                                                                                    | 58.5    | —    | dB    | (Notes 3, 4)                                            |
| AD34b                                                        | ENOB             | Effective Number of Bits       | 9.0                                                                                                                                                                   | 9.5     | —    | bits  | (Notes 3, 4)                                            |

**Note 1:** These parameters are not characterized or tested in manufacturing.

**2:** With no missing codes.

**3:** These parameters are characterized, but not tested in manufacturing.

**4:** Characterized with 1 kHz sinewave.

## Revision G (April 2010)

The revision includes the following global update:

- Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits.

This revision also includes minor typographical and formatting changes throughout the data sheet text. Major updates are referenced by their respective section in the following table.

**TABLE A-2: MAJOR SECTION UPDATES**

| Section Name                                                                     | Update Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|----------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>“High-Performance, General Purpose and USB 32-bit Flash Microcontrollers”</b> | <p>Updated the crystal oscillator range to 3 MHz to 25 MHz (see <b>Peripheral Features:</b>)</p> <p>Added the 121-pin Ball Grid Array (XBGA) pin diagram.</p> <p>Updated Table 1: “PIC32MX General Purpose – Features” and Table 2: “PIC32MX USB – Features”</p> <p>Added the following tables:</p> <ul style="list-style-type: none"> <li>- Table 3: “Pin Names: PIC32MX320F128L, PIC32MX340F128L, and PIC32MX360F128L, and PIC32MX360F512L Devices”,</li> <li>- Table 4: “Pin Names: PIC32MX440F128L, PIC32MX460F256L and PIC32MX460F512L Devices”</li> </ul> <p>Updated the following pins as 5V tolerant:</p> <ul style="list-style-type: none"> <li>- 64-pin QFN (USB): Pin 34 (VBUS), Pin 36 (D-/RG3) and Pin 37 (D+/RG2)</li> <li>- 64-pin TQFP (USB): Pin 34 (Vbus), Pin 36 (D-/RG3), Pin 37 (D+/RG2) and Pin 42 (IC1/RTCC/INT1/RD8)</li> <li>- 100-pin TQFP (USB): Pin 54 (VBUS), Pin 56 (D-/RG3) and Pin 57 (D+/RG2)</li> </ul> |
| <b>Section 1.0 “Device Overview”</b>                                             | Updated the Pinout I/O Descriptions table to include the device pin numbers (see Table 1-1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| <b>Section 2.0 “Guidelines for Getting Started with 32-bit Microcontrollers”</b> | <p>Updated the Ohm value for the low-ESR capacitor from less than 5 to less than 1 (see <b>Section 2.3.1 “Internal Regulator Mode”</b>).</p> <p>Labeled the capacitor on the VCAP/VDDCORE pin as CEFC in Figure 2-1.</p> <p>Changed 10 µF capacitor to CEFC capacitor in <b>Section 2.3 “Capacitor on Internal Voltage Regulator (VCAP/VCORE)”</b>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| <b>Section 4.0 “Memory Organization”</b>                                         | <p>Updated all register map tables to include the “All Resets” column.</p> <p>Separated the PORT register maps into individual tables (see Table 4-21 through Table 4-34).</p> <p>In addition, formatting changes were made to improve readability.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| <b>Section 12.0 “I/O Ports”</b>                                                  | Updated the second paragraph of <b>Section 12.1.2 “Digital Inputs”</b> and removed Table 12-1.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| <b>Section 22.0 “10-bit Analog-to-Digital Converter (ADC)”</b>                   | Updated the ADC Conversion Clock Period Block Diagram (see Figure 22-2).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| <b>Section 26.0 “Special Features”</b>                                           | Extensive updates were made to <b>Section 26.2 “Watchdog Timer (WDT)”</b> and <b>Section 26.3 “On-Chip Voltage Regulator”</b> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

## Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

|                                    | PIC32 | MX | 3XX | F | 512 | H | T | - 80 | I / PT | - XXX |
|------------------------------------|-------|----|-----|---|-----|---|---|------|--------|-------|
| Microchip Brand                    |       |    |     |   |     |   |   |      |        |       |
| Architecture                       |       |    |     |   |     |   |   |      |        |       |
| Product Groups                     |       |    |     |   |     |   |   |      |        |       |
| Flash Memory Family                |       |    |     |   |     |   |   |      |        |       |
| Program Memory Size (KB)           |       |    |     |   |     |   |   |      |        |       |
| Pin Count                          |       |    |     |   |     |   |   |      |        |       |
| Tape and Reel Flag (if applicable) |       |    |     |   |     |   |   |      |        |       |
| Speed                              |       |    |     |   |     |   |   |      |        |       |
| Temperature Range                  |       |    |     |   |     |   |   |      |        |       |
| Package                            |       |    |     |   |     |   |   |      |        |       |
| Pattern                            |       |    |     |   |     |   |   |      |        |       |

**Examples:**  
  
PIC32MX320F032H-40I/PT:  
General purpose PIC32MX,  
32 KB program memory,  
64-pin, Industrial temperature,  
TQFP package.  
  
PIC32MX360F256L-80I/PT:  
General purpose PIC32MX,  
256 KB program memory,  
100-pin, Industrial temperature,  
TQFP package.

**Flash Memory Family**  
  
Architecture           MX = 32-bit RISC MCU core  
  
Product Groups        3XX = General purpose microcontroller family  
                          4XX = USB  
  
Flash Memory Family   F = Flash program memory  
  
Program Memory Size   32 = 32K  
                          64 = 64K  
                          128 = 128K  
                          256 = 256K  
                          512 = 512K  
  
Speed                  40 = 40 MHz  
                          80 = 80 MHz  
  
Pin Count              H = 64-pin  
                          L = 100-pin  
  
Temperature Range     I = -40° C to +85° C (Industrial)  
                          V = -40° C to +105° C (V-Temp)  
  
Package                PT = 64-Lead (10x10x1 mm) TQFP (Thin Quad Flatpack)  
                          PT = 100-Lead (12x12x1 mm) TQFP (Thin Quad Flatpack)  
                          MR = 64-Lead (9x9x0.9 mm) QFN (Plastic Quad Flat)  
                          BG = 121-Lead (10x10x1.1 mm) XBGA (Plastic Thin Profile Ball Grid Array)  
  
Pattern                 Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise)  
                          ES = Engineering Sample