

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx440f128h-80i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# High-Performance, General Purpose and USB 32-bit Flash Microcontrollers

# High-Performance 32-bit RISC CPU:

- MIPS32<sup>®</sup> M4K<sup>®</sup> 32-bit core with 5-stage pipeline
- 80 MHz maximum frequency
- 1.56 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state Flash access
- Single-cycle multiply and high-performance divide unit
- MIPS16e<sup>®</sup> mode for up to 40% smaller code size
- Two sets of 32 core register files (32-bit) to reduce interrupt latency
- Prefetch Cache module to speed execution from Flash

# **Microcontroller Features:**

- Operating temperature range of -40°C to +105°C
- Operating voltage range of 2.3V to 3.6V
- 32K to 512K Flash memory (plus an additional 12 KB of boot Flash)
- 8K to 32K SRAM memory
- Pin-compatible with most PIC24/dsPIC<sup>®</sup> DSC devices
- Multiple power management modes
- Multiple interrupt vectors with individually programmable priority
- Fail-Safe Clock Monitor Mode
- Configurable Watchdog Timer with on-chip Low-Power RC Oscillator for reliable operation

# **Peripheral Features:**

- Atomic SET, CLEAR and INVERT operation on select peripheral registers
- Up to 4-channel hardware DMA with automatic data size detection
- USB 2.0-compliant full-speed device and On-The-Go (OTG) controller
- USB has a dedicated DMA channel
- 3 MHz to 25 MHz crystal oscillator
- Internal 8 MHz and 32 kHz oscillators

- Separate PLLs for CPU and USB clocks
- Two I<sup>2</sup>C<sup>™</sup> modules
- Two UART modules with:
  - RS-232, RS-485 and LIN support
  - IrDA<sup>®</sup> with on-chip hardware encoder and decoder
- Up to two SPI modules
- Parallel Master and Slave Port (PMP/PSP) with 8-bit and 16-bit data and up to 16 address lines
- Hardware Real-Time Clock and Calendar (RTCC)
- Five 16-bit Timers/Counters (two 16-bit pairs combine to create two 32-bit timers)
- · Five capture inputs
- Five compare/PWM outputs
- Five external interrupt pins
- High-Speed I/O pins capable of toggling at up to 80 MHz
- High-current sink/source (18 mA/18 mA) on all I/O pins
- Configurable open-drain output on digital I/O pins

# **Debug Features:**

- Two programming and debugging Interfaces:
  - 2-wire interface with unintrusive access and real-time data exchange with application
  - 4-wire MIPS<sup>®</sup> standard enhanced JTAG interface
- Unintrusive hardware-based instruction trace
- IEEE Standard 1149.2-compatible (JTAG) boundary scan

# **Analog Features:**

- Up to 16-channel 10-bit Analog-to-Digital Converter:
  - 1000 ksps conversion rate
  - Conversion available during Sleep, Idle
- Two Analog Comparators

### **Pin Diagrams**



# 2.9 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the Analogto-Digital input pins (ANx) as "digital" pins by setting all bits in the ADPCFG register.

The bits in this register that correspond to the Analogto-Digital pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain Analog-to-Digital pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all Analog-to-Digital pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

# 2.10 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternately, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

# 3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "CPU" (DS61113) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). Resources for the MIPS32<sup>®</sup> M4K<sup>®</sup> Core are available Processor at: www.mips.com/products/cores/ 32-64-bit-cores/mips32-m4k/.
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The MIPS32<sup>®</sup> M4K<sup>®</sup> Processor Core is the heart of the PIC32MX3XX/4XX family processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

# 3.1 Features

- 5-stage pipeline
- 32-bit Address and Data Paths
- MIPS32 Enhanced Architecture (Release 2)
  - Multiply-Accumulate and Multiply-Subtract Instructions
  - Targeted Multiply Instruction
  - Zero/One Detect Instructions
  - WAIT Instruction
  - Conditional Move Instructions (MOVN, MOVZ)
  - Vectored interrupts
  - Programmable exception vector base

- Atomic interrupt enable/disable
- GPR shadow registers to minimize latency for interrupt handlers
- Bit field manipulation instructions
- MIPS16e<sup>®</sup> Code Compression
  - 16-bit encoding of 32-bit instructions to improve code density
  - Special PC-relative instructions for efficient loading of addresses and constants
  - SAVE & RESTORE macro instructions for setting up and tearing down stack frames within subroutines
  - Improved support for handling 8 and 16-bit data types
- Simple Fixed Mapping Translation (FMT) mechanism
- Simple Dual Bus Interface
- Independent 32-bit address and data busses
- Transactions can be aborted to improve interrupt latency
- Autonomous Multiply/Divide Unit
  - Maximum issue rate of one 32x16 multiply per clock
  - Maximum issue rate of one 32x32 multiply every other clock
  - Early-in iterative divide. Minimum 11 and maximum 34 clock latency (dividend (*rs*) sign extension-dependent)
- Power Control
  - Minimum frequency: 0 MHz
  - Low-Power mode (triggered by WAIT instruction)
  - Extensive use of local gated clocks
- EJTAG Debug and Instruction Trace
  - Support for single stepping
  - Virtual instruction and data address/value
  - breakpoints
  - PC tracing with trace compression



# 3.2 Architecture Overview

The MIPS32<sup>®</sup> M4K<sup>®</sup> Processor Core contains several logic blocks working together in parallel, providing an efficient high performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e Support
- Enhanced JTAG (EJTAG) Controller

#### 3.2.1 EXECUTION UNIT

The MIPS32<sup>®</sup> M4K<sup>®</sup> Processor Core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit general purpose registers used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- Load aligner
- Bypass multiplexers used to avoid stalls when executing instructions streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- Shifter and Store Aligner

# 3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The MIPS32<sup>®</sup> M4K<sup>®</sup> Processor Core includes a multiply/divide unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the integer unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32MX core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If rs is 8 bits wide, 23 iterations are skipped. For a 16bit-wide rs, 15 iterations are skipped, and for a 24-bitwide rs, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32MX core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

Opcode	Operand Size (mul <i>rt</i> ) (div <i>rs</i> )	Latency	Repeat Rate									
MULT/MULTU, MADD/MADDU,	16 bits	1	1									
MSUB/MSUBU	32 bits	2	2									
MUL	16 bits	2	1									
	32 bits	3	2									
DIV/DIVU	8 bits	12	11									
	16 bits	19	18									
	24 bits	26	25									
	32 bits	33	32									

# TABLE 3-1:MIPS<sup>®</sup> M4K<sup>®</sup> PROCESSOR CORE HIGH-PERFORMANCE INTEGER<br/>MULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES

The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the general purpose register file.

In addition to the HI/LO targeted operations, the MIPS32 architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction, required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, multiply-add (MADD) and multiplysubtract (MSUB), are used to perform the multiplyaccumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

#### 3.2.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (kernel, user and debug), and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e, is also available by accessing the CP0 registers, listed in Table 3-2.

Register Number	Register Name	Function
0-6	Reserved	Reserved
7	HWREna	Enables access via the RDHWR instruction to selected hardware registers
8	BadVAddr <sup>(1)</sup>	Reports the address for the most recent address-related exception
9	Count <sup>(1)</sup>	Processor cycle count
10	Reserved	Reserved
11	Compare <sup>(1)</sup>	Timer interrupt control
12	Status <sup>(1)</sup>	Processor status and control
12	IntCtl <sup>(1)</sup>	Interrupt system status and control
12	SRSCtl <sup>(1)</sup>	Shadow register set status and control
12	SRSMap <sup>(1)</sup>	Provides mapping from vectored interrupt to a shadow set
13	Cause <sup>(1)</sup>	Cause of last general exception
14	EPC <sup>(1)</sup>	Program counter at last exception
15	PRId	Processor identification and revision
15	EBASE	Exception vector base register
16	Config	Configuration register
16	Config1	Configuration register 1
16	Config2	Configuration register 2
16	Config3	Configuration register 3

TABLE 3-2: COPROCESSOR 0 REGISTERS

#### FIGURE 4-1: MEMORY MAP ON RESET FOR PIC32MX320F032H AND PIC32MX420F032H DEVICES<sup>(1)</sup>



2: The size of this memory region is programmable (see Section 3. "Memory Organization" (DS61115)) and can be changed by initialization code provided by end-user development tools (refer to the specific development tool documentation for information).

### TABLE 4-39: PREFETCH REGISTERS MAP

SSS										Bit	S								
Virtual Addre (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000		31:16	—		_	_		_	—	_		—	—	_	—	_		CHECOH	0000
4000	ONECON	15:0	—	_	_	—	—	_	DCSZ	<1:0>	—	—	PREFE	N<1:0>	—	I	PFMWS<2:0	>	0007
4010		31:16	CHEWEN	_		—	—	_	_	—	_	—	—	_	—	—	—	—	0000
1010	OTIE/100	15:0	—	_	_	—	—	_	_	—	—	—	—	—		CHEID	)X<3:0>		00xx
4020	CHETAG <sup>(1)</sup>	31:16	LTAGBOOT	—	—	—	—	_	_	—				LTAG<	:23:16>		•		xxx0
.020	0.12.0.10	15:0		LTAG<15:4> LVALID LLOCK LTYPE — xxx2															
4030	CHEMSK <sup>(1)</sup>	31:16																	
		15:0		LMASK<15:5> xxxx															
4040	CHEW0	31:16		CHEW0<31:0>															
		15:0																	XXXX
4050	CHEW1	31:16								CHEW1	<31:0>								xxxx
		15:0																	XXXX
4060	CHEW2	31:16								CHEW2	<31:0>								XXXX
		15.0																	xxxx
4070	CHEW3	15.0								CHEW3	<31:0>								XXXX
		31.16	_	_	_	_	_	_	_				C	HELRU<24:1	6>				0000
4080	CHELRU	15.0								CHELRI	<15:0>								0000
		31:16								ONEERC	10.02								xxxx
4090	CHEHIT	15:0								CHEHIT	<31:0>								xxxx
		31:16	XXXX																
40A0	CHEMIS	15:0	CHEMIS<31:0>																
	0	31:16																	
40C0	CHEPFABT	15:0	CHEPFABT<31:0>																
Legen	<b>d:</b> x = ur	hknown	value on Res	et, — = unir	nplemented	, read as '0'.	Reset value	es are show	n in hexadeo	imal.									

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

# TABLE 4-40: RTCC REGISTERS MAP<sup>(1)</sup>

SSS										I	Bits								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	PTCCON	31:16	—	—	—	-	_	—					CAL<	:11:0>					0000
0200	RICCON	15:0	ON	_	SIDL	-	_	_	_	_	RTSECSEL	RTCCLKON	—	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	0000
0210		31:16	_	_	—	—	_	_	_		—	_	_	_	—	_	—	_	0000
0210	KICALKIVI	15:0	ALRMEN	CHIME	PIV	ALRMSYNC		AMAS	K<3:0>					ARP	۲<7:0>				0000
0000	DTOTIME	31:16		HR10	)<3:0>			HR01	<3:0>			MIN10	<3:0>			MIN01	<3:0>		xxxx
0220	RICTIME	15:0		SEC1	0<3:0>			SEC0	1<3:0>		—	—	—	—	—	—	—	—	xx00
0220	PTCDATE	31:16		YEAR	10<3:0>			YEARC	1<3:0>			MONTH1	0<3:0>			MONTH	01<3:0>		xxxx
0230	RICDAIE	15:0		DAY1	0<3:0>			DAY0 <sup>-</sup>	1<3:0>		—	—	—	—		WDAY0	1<3:0>		xx0x
0240		31:16		MIN1	0<3:0>			MIN0 <sup>2</sup>	<3:0>			MIN10-	<3:0>			MIN01	<3:0>		xxxx
0240		15:0		SEC1	0<3:0>			SEC0	1<3:0>		—	—	—	—	—	_	—	—	xx00
0250		31:16	_	—	_	—	—	—	—	_		MONTH1	0<3:0>			MONTH	01<3:0>		00xx
0250	ALKIVIDATE	15:0		DAY1	0<3:0>		DAY01<3:0>			•	— — — — WDAY01<3:0>				xx0x				

as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information.

# TABLE 4-41: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

ess										Bi	ts								
Virtual Addr (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Rese
2550		31:16	—			—		—		—	—	—	—		—	_	—		xxxx
2110		15:0	USERID15	USERID14	USERID13	USERID12	USERID11	USERID10	USERID9	USERID8	USERID7	USERID6	USERID5	USERID4	USERID3	USERID2	USERID1	USERID0	xxxx
2554		31:16	_	-	-	-	—	-	-	-	-	-	-	-	-	FF	PLLODIV<2:	0>	xxxx
2664	DEVCFG2	15:0	UPLLEN <sup>(1)</sup>	—	—	—	—	UP	LLIDIV<2:0;	<b>_</b> (1)	—	F	PLLMUL<2:(	)>	—	F	PLLIDIV<2:(	)>	xxxx
2550		31:16	_	—	—	—	—	—	—	—	FWDTEN	_	—		١	NDTPS<4:0:	>		xxxx
2660	DEVCEGI	15:0	FCKS	N<1:0>	FPBDI	V<1:0>	—	OSCIOFNC	POSCM	OD<1:0>	IESO	-	FSOSCEN	-	-	F	NOSC<2:0	>	xxxx
2EEC		31:16	_			CP	_	_	-	BWP	—	_	_	-	PWP19	PWP18	PWP17	PWP16	xxxx
2170	DEVERGO	15:0	PWP15	PWP14	PWP13	PWP12		_	_	_	_	_	_	_	ICESEL	_	DEBU	G<1:0>	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

These bits are only available on PIC32MX4XX devices. Note 1:

# TABLE 4-43: USB REGISTERS MAP<sup>(1)</sup> (CONTINUED)

ess		i i									Bits								
Virtual Addr (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5380	LI1EP8	31:16	_		—		_	—				—		—		—	_	_	0000
0000	01EI 0	15:0	_		_		_	—	—	—		—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5390	LI1EP9	31:16	_	—	—	—	_	—	—	—		—	—	—		—		_	0000
5550	UTEI 5	15:0	-	—	—	—	-	—	-	—	—	—	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53A0	LI1EP10	31:16	_	—	—	—	_	—	—	—		—	_	—	—	—	_	_	0000
00/10	UTEL 10	15:0	-	—	—	—	-	—	-	—	—	—	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53B0	U1EP11	31:16	_	—	—	—	_	—	—	—		—	—	—		—		_	0000
0000	UTEL II	15:0	_	—	—	—	_	—	—	—		—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53C0	LI1EP12	31:16	-	—	—	—	-	—	-	—	—	—	-	—	-	—	-	-	0000
0000	012112	15:0	-	—	—	—	-	—	-	—	—	—	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53D0	LI1EP13	31:16	-	—	—	—	-	—	-	—	—	—	-	—		—	-	-	0000
0000	UTEL 15	15:0		_	_	_	_	—		—	—	—		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53E0		31:16		_	_	_		_			—	—		—		_			0000
00L0	UILI 14	15:0	-	—	—	—	-	—	-	—	—	—	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53E0		31:16	-	_	_	_	-	_	-	_	_	_		_	-	_	-	-	0000
53F0	UILF 15	15:0	_	—	_	—	—	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: This register does not have associated CLR, SET, and INV registers.

3: All bits in this register are read-only; therefore, CLR, SET, and INV registers are not supported.

4: The reset value for this bit is undefined.

# 9.0 PREFETCH CACHE

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 4. "Prefetch Cache" (DS61119) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Prefetch cache increases performance for applications executing out of the cacheable program Flash memory regions by implementing instruction caching, constant data caching and instruction prefetching.

# 9.1 Features

- 16 Fully Associative Lockable Cache Lines
- 16-byte Cache Lines
- Up to four Cache Lines Allocated to Data
- Two Cache Lines with Address Mask to hold repeated instructions
- Pseudo LRU replacement policy
- All Cache Lines are software writable
- 16-byte parallel memory fetch
- Predictive Instruction Prefetch



#### FIGURE 9-1: PREFETCH MODULE BLOCK DIAGRAM

# 12.1 Parallel I/O (PIO) Ports

All port pins have three registers (TRIS, LAT and PORT) that are directly associated with their operation.

TRIS is a data direction or tri-state control register that determines whether a digital pin is an input or an output. Setting a TRISx register bit = 1 configures the corresponding I/O pin as an input; setting a TRISx register bit = 0 configures the corresponding I/O pin as an output. All port I/O pins are defined as inputs after a device Reset. Certain I/O pins are shared with analog peripherals and default to analog inputs after a device Reset.

PORT is a register used to read the current state of the signal applied to the port I/O pins. Writing to a PORTx register performs a write to the port's latch, LATx register, latching the data to the port's I/O pins.

LAT is a register used to write data to the port I/O pins. The LATx latch register holds the data written to either the LATx or PORTx registers. Reading the LATx latch register reads the last value written to the corresponding port or latch register.

Not all port I/O pins are implemented on some devices, therefore, the corresponding PORTx, LATx and TRISx register bits will read as zeros.

#### 12.1.1 CLR, SET AND INV REGISTERS

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

Note:	Using a PORTxINV register to toggle a bit
	is recommended because the operation is
	performed in hardware atomically, using
	fewer instructions as compared to the tra-
	ditional read-modify-write method shown
	below:

PORTC ^= 0x0001;

### 12.1.2 DIGITAL INPUTS

Pins are configured as digital inputs by setting the corresponding TRIS register bits = 1. When configured as inputs, they are either TTL buffers or Schmitt Triggers. Several digital pins share functionality with analog inputs and default to the analog inputs at POR. Setting the corresponding bit in the AD1PCFG register = 1 enables the pin as a digital pin. The maximum input voltage allowed on the input pins is the same as the maximum VIH specification. Refer to **Section 29.0 "Electrical Characteristics"** for VIH specification details.

Note:	Analog levels on any pin that is defined as
	a digital input (including the ANx pins)
	may cause the input buffer to consume
	current that exceeds the device specifica-
	tions.

#### 12.1.3 ANALOG INPUTS

Certain pins can be configured as analog inputs used by the ADC and Comparator modules. Setting the corresponding bits in the AD1PCFG register = 0 enables the pin as an analog input pin and must have the corresponding TRIS bit set = 1 (input). If the TRIS bit is cleared = 0 (output), the digital output level (VOH or VOL) will be converted. Any time a port I/O pin is configured as analog, its digital input is disabled and the corresponding PORTx register bit will read '0'. The AD1PCFG Register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

#### 12.1.4 DIGITAL OUTPUTS

Pins are configured as digital outputs by setting the corresponding TRIS register bits = 0. When configured as digital outputs, these pins are CMOS drivers or can be configured as open drain outputs by setting the corresponding bits in the ODCx Open-Drain Configuration register.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the **"Pin Diagrams"** section for the available pins and their functionality.

### 12.1.5 ANALOG OUTPUTS

Certain pins can be configured as analog outputs, such as the CVREF output voltage used by the comparator module. Configuring the Comparator Reference module to provide this output will present the analog output voltage on the pin, independent of the TRIS register setting for the corresponding pin.

### 12.1.6 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports (CNx) allows devices to generate interrupt requests in response to change of state on selected pin.

Each CNx pin also has a weak pull-up, which acts as a current source connected to the pin. The pull-ups are enabled by setting corresponding bit in CNPUE register.

NOTES:

# 17.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial Peripheral Interface (SPI)" (DS61106) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, Analog-to-Digital Converters, etc. The PIC32MX SPI module is compatible with Motorola<sup>®</sup> SPI and SIOP interfaces.

Following are some of the key features of this module:

- Master and Slave Modes Support
- Four Different Clock Formats
- Framed SPI Protocol Support
- User Configurable 8-bit, 16-bit and 32-bit Data
   Width
- Separate SPI Data Registers for Receive and Transmit
- Programmable Interrupt Event on every 8-bit, 16-bit and 32-bit Data Transfer
- Operation during CPU Sleep and Idle Mode
- Fast Bit Manipulation using CLR, SET and INV Registers



#### FIGURE 22-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



# 26.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC32MX3XX/4XX family family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-up Timer" (DS61114), Section 32. "Configuration" (DS61124) and Section 33. "Programming and Diagnostics" (DS61129) of the "PIC32 Family Reference Manual", which is available from Microchip the web site (www.microchip.com/PIC32).

PIC32MX3XX/4XX devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. These are:

- Flexible Device Configuration
- Watchdog Timer
- JTAG Interface
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)

# 26.1 Configuration Bits

The Configuration bits can be programmed to select various device configurations.

REGISIE	ER 20-1. D			FIGURATIO				
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-0	r-1	r-1	R/P	r-1	r-1	r-1	R/P
31:24		—	—	CP	_	_	-	BWP
00.40	r-1	r-1	r-1	r-1	R/P	R/P	R/P	R/P
23:16	—	—	—	—		PWP	<7:4>	
45.0	R/P	R/P	R/P	R/P	r-1	r-1	r-1	r-1
15:8		PWP<	<3:0>		—	—	_	_
7.0	r-1	r-1	r-1	r-1	R/P	r-1	R/P	R/P
7:0	—	—	—	—	ICESEL	_	DEBU	G<1:0>
Legend:								
R = Read	able bit		W = Writable	e bit	P = Progran	nmable bit	r = Reserve	d bit
U = Unim	plemented bit		-n = Bit Valu	e at POR: ('0'	, '1', x = Unk	nown)		

### REGISTER 26-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

- bit 31 **Reserved:** Write '0'
- bit 30-29 Reserved: Write '1'
- bit 28 CP: Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external programming device.

- 1 = Protection disabled
- 0 = Protection enabled

bit 27-25 Reserved: Write '1'

bit 24 BWP: Boot Flash Write-Protect bit

Prevents boot Flash memory from being modified during code execution.

- 1 = Boot Flash is writable
- 0 = Boot Flash is not writable
- bit 23-20 Reserved: Write '1'

# 26.2 Watchdog Timer (WDT)

This section describes the operation of the WDT and Power-Up Timer of the PIC32MX3XX/4XX.

The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are some of the key features of the WDT module:

- Configuration or software controlled
- User-configurable time-out period
- · Can wake the device from Sleep or Idle



#### FIGURE 26-1: WATCHDOG AND POWER-UP TIMER BLOCK DIAGRAM

NOTES:

# TABLE 29-24: TIMER2, 3, 4, 5 EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS		Standa (unless Opera	Standard Operating Conditions: 2.3V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Chara	cteristic	cs <sup>(1)</sup>	Min.	Max.	Units	Cond	itions		
TB10	ТтхН	TxCK High Time	Synchr with pro	onous, escaler	[(12.5 ns or 1TPB)/N] + 25 ns		ns	Must also meet parameter TB15.	N = prescale value (1, 2, 4, 8, 16,		
TB11	T⊤xL	TxCK Low Time	Synchr with pro	onous, escaler	[(12.5 ns or 1TPB)/N] + 25 ns	_	ns	Must also meet parameter TB15.	32, 64, 256)		
TB15	ΤτχΡ	TxCK Input	Synchr with pro	onous, escaler	[(Greater of 25 ns or 2 TPB)/N] + 30 ns	—	ns	VDD > 2.7V			
		Period			[(Greater of 25 ns or 2 Трв)/N] + 50 ns	_	ns	VDD < 2.7V	—		
TB20 TCKEXTMRL Delay from External TxCK Clock Edge to Timer Increment					_	1	Трв	_	_		

**Note 1:** These parameters are characterized, but not tested in manufacturing.

#### FIGURE 29-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS



#### TABLE 29-25: INPUT CAPTURE MODULE TIMING REQUIREMENTS

AC CHA	RACTERI	STICS	Standard O (unless othe Operating te	perating Conditions: 2.3V f rwise stated) emperature -40°C ≤TA ≤+89 -40°C ≤TA ≤+10	t <b>o 3.6V</b> 5°C for I 05°C for	ndustrial V-Temp				
Param. No.	Symbol	Charac	cteristics <sup>(1)</sup>	Min.	Max.	Units	Conditions			
IC10	TccL	ICx Input	t Low Time	[(12.5 ns or 1TPB)/N] + 25 ns	_	ns	Must also meet parameter IC15.	N = prescale value (1, 4, 16)		
IC11	ТссН	ICx Input	t High Time	[(12.5 ns or 1TPB)/N] + 25 ns	_	ns	Must also meet parameter IC15.			
IC15	TCCP	ICx Input	t Period	[(25 ns or 2ТРВ)/N] + 50 ns	-	ns	—			

Note 1: These parameters are characterized, but not tested in manufacturing.

#### FIGURE 29-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



#### TABLE 29-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V         (unless otherwise stated)         Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions
OC10	TccF	OCx Output Fall Time	—	—	_	ns	See parameter DO32.
OC11	TCCR	OCx Output Rise Time	—	_	_	ns	See parameter DO31.

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.