

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx440f512h-80v-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## TABLE 3:PIN NAMES: PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F128L, AND<br/>PIC32MX360F512L DEVICES (CONTINUED)

Pin Number	Full Pin Name
K4	AN8/C1OUT/RB8
K5	No Connect (NC)
K6	U2CTS/RF12
K7	AN14/PMALH/PMA1/RB14
K8	VDD
K9	U1RTS/CN21/RD15
K10	U1TX/RF3
K11	U1RX/RF2
L1	PGEC2/AN6/OCFA/RB6
L2	VREF-/CVREF-/PMA7/RA9

Pin Number	Full Pin Name
L3	AVss
L4	AN9/C2OUT/RB9
L5	AN10/CVREFOUT/PMA13/RB10
L6	U2RTS/RF13
L7	AN13/PMA10/RB13
L8	AN15/OCFB/PMALL/PMA0/CN12/RB15
L9	CN20/U1CTS/RD14
L10	U2RX/PMA9/CN17/RF4
L11	U2TX/PMA8/CN18/RF5

TADLE I-						
	Pin	Number <sup>(</sup>	יי 	Pin	Buffer	_
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Туре	Туре	Description
PMD0	60	93	A4	I/O	TTL/ST	Parallel Master Port Data (De-multiplexed Master
PMD1	61	94	B4	I/O	TTL/ST	mode) or Address/Data (Multiplexed Master modes).
PMD2	62	98	B3	I/O	TTL/ST	
PMD3	63	99	A2	I/O	TTL/ST	
PMD4	64	100	A1	I/O	TTL/ST	
PMD5	1	3	D3	I/O	TTL/ST	
PMD6	2	4	C1	I/O	TTL/ST	
PMD7	3	5	D2	I/O	TTL/ST	
PMD8	_	90	A5	I/O	TTL/ST	
PMD9	_	89	E6	I/O	TTL/ST	
PMD10	_	88	A6	I/O	TTL/ST	
PMD11	_	87	B6	I/O	TTL/ST	
PMD12	_	79	A9	I/O	TTL/ST	
PMD13	_	80	D8	I/O	TTL/ST	
PMD14	_	83	D7	I/O	TTL/ST	
PMD15	_	84	C7	I/O	TTL/ST	
PMRD	53	82	B8	0	_	Parallel Master Port Read Strobe.
PMWR	52	81	C8	0	_	Parallel Master Port Write Strobe.
PMALL	30	44	L8	0	—	Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes).
PMALH	29	43	K7	0	—	Parallel Master Port Address Latch Enable high-byte (Multiplexed Master modes).
VBUS	34	54	H8	I	Analog	USB Bus Power Monitor.
VUSB	35	55	H9	Р	—	USB Internal Transceiver Supply. If the USB module is <i>not</i> used, this pin must be connected to VDD.
VBUSON	11	20	H1	0	_	USB Host and OTG Bus Power Control Output.
D+	37	57	H10	I/O	Analog	USB D+.
D-	36	56	J11	I/O	Analog	USB D
USBID	33	51	K10	I	ST	USB OTG ID Detect.
ENVREG	57	86	A7	I	ST	Enable for On-Chip Voltage Regulator.
TRCLK	_	91	C5	0	_	Trace Clock.
TRD0	_	97	A3	0	_	Trace Data Bits 0-3.
TRD1	_	96	C3	0	_	
TRD2	_	95	C4	0	_	
TRD3	_	92	B5	0	_	
PGED1	16	25	K2	I/O	ST	Data I/O pin for programming/debugging communication channel 1.
PGEC1	15	24	K1	I	ST	Clock input pin for programming/debugging communication channel 1.
Legend:	CMOS = CM ST = Schmitt TTL = TTL in	OS compa Trigger in put buffer	tible input put with Cl	or outpu MOS leve	t A els C	nalog = Analog input P = Power D = Output I = Input

### TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

### 2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MICROCONTROLLERS

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

### 2.1 Basic Connection Requirements

Getting started with the PIC32MX3XX/4XX family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
   VCAP/VCORE

(see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VCORE)")

- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.8 "External Oscillator Pins")

Additionally, the following pins may be required:

 VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note: The AVDD and AVSS pins must be connected independent of ADC use and ADC voltage reference source.

### 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1  $\mu$ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

### 2.11 Referenced Sources

This device data sheet is based on the following individual chapters of the *"PIC32 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the PIC32MX460F512L product page on the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

> In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.

- Section 1. "Introduction" (DS61127)
- Section 2. "CPU" (DS61113)
- Section 3. "Memory Organization" (DS61115)
- Section 4. "Prefetch Cache" (DS61119)
- Section 5. "Flash Program Memory" (DS61121)
- Section 6. "Oscillator Configuration" (DS61112)
- Section 7. "Resets" (DS61118)
- Section 8. "Interrupt Controller" (DS61108)
- Section 9. "Watchdog Timer and Power-up Timer" (DS61114)
- Section 10. "Power-Saving Features" (DS61130)
- Section 12. "I/O Ports" (DS61120)
- Section 13. "Parallel Master Port (PMP)" (DS61128)
- Section 14. "Timers" (DS61105)
- Section 15. "Input Capture" (DS61122)
- Section 16. "Output Compare" (DS61111)
- Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS61104)
- Section 19. "Comparator" (DS61110)
- Section 20. "Comparator Voltage Reference (CVREF)" (DS61109)
- Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS61107)
- Section 23. "Serial Peripheral Interface (SPI)" (DS61106)
- Section 24. "Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS61116)
- Section 27. "USB On-The-Go (OTG)" (DS61126)
- Section 29. "Real-Time Clock and Calendar (RTCC)" (DS61125)
- Section 31. "Direct Memory Access (DMA) Controller" (DS61117)
- Section 32. "Configuration" (DS61124)
- Section 33. "Programming and Diagnostics" (DS61129)

## FIGURE 4-6: MEMORY MAP ON RESET FOR PIC32MX340F512H, PIC32MX360F512L, PIC32MX440F512H AND PIC32MX460F512L DEVICES<sup>(1)</sup>



<sup>(</sup>DS61115)) and can be changed by initialization code provided by end-user development tools (refer to the specific development tool documentation for information).

### TABLE 4-9: OUTPUT COMPARE1-5 REGISTERS MAP<sup>(1)</sup>

SSS										Bi	ts								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3000	OC1CON	31:16		—	—	—		_	_	_	—	_	—	—	—	—	—	_	0000
		15:0	ON	—	SIDL	—			—	—		—	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3010	OC1R	31:16 15:0								OC1R	<31:0>								xxxx xxxx
3020	OC1RS	31:16								OC1RS	i<31:0>								xxxx
		15:0																	XXXX
3200	OC2CON	31:16											-						0000
		31:16	ON		SIDE								0032	OCILI	OCTOLL		00101<2.02		xxxx
3210	OC2R	15:0								OC2R	<31:0>								xxxx
2220	000000	31:16								00000	24 - 0								xxxx
3220	UC2R5	15:0								UC2RE	<31:0>								xxxx
3400	OC3CON	31:16	_	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	—	—	—	—	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3410	OC3R	31:16 15:0								OC3R	<31:0>								xxxx
3420	OC3RS	31:16 15:0								OC3R5	6<31:0>								xxxx
		31:16	_	_	—	—	_	_	_	—	_	_	_	_	—	—	—	_	0000
3600	OC4CON	15:0	ON	_	SIDL	—	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3610	OC4R	31:16								OC4R	<31:0>								xxxx
0010		15:0								00.11	1011.07								xxxx
3620	OC4RS	31:16 15:0								OC4RS	<31:0>								xxxx xxxx
2000		31:16	_	—	—	—	—	—	—	—	_	—	—	_	-	—	—	—	0000
3600	CCSCON	15:0	ON	—	SIDL	—	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3810	OC5R	31:16								OC5R	<31:0>								xxxx
		15:0									-								xxxx
3820	OC5RS	31:16								OC5RS	<31:0>								XXXX
		15:0																	xxxx

Legend:

x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

### TABLE 4-11: UART1-2 REGISTERS MAP

ess										Bi	ts								
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000		31:16		—	—	—	_	—	—	_	_	—	—	—	—	—	—	—	0000
	0002	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEI	L<1:0>	STSEL	0000
6010	U1STA <sup>(1)</sup>	31:16	—	—	—	—	—	_	—	ADM_EN				ADDR	<7:0>				0000
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6020	U1TXREG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	TX8				Transmit	Register				0000
6030	U1RXREG	31:16	—		_	_	_		_	—	—	—	—	—	—	—	—	—	0000
		15:0	_	_	—	—		_	—	RX8				Receive	Register				0000
6040	U1BRG <sup>(1)</sup>	31:16														-			0000
		15:0								BRG<	15:0>								0000
6200	U2MODE <sup>(1)</sup>	31:16			—	—			—			—			_	—		_	0000
		15:0	ON	_	SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEI	L<1:0>	STSEL	0000
6210	U2STA <sup>(1)</sup>	31:16	_	—	—	—	—	—	—	ADM_EN				ADDR	<7:0>	r			0000
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6220	U2TXREG	31:16	_	-	_	_	_	-	_	_	_	—	—	_	—	—	—	—	0000
		15:0	_	_	_	_	_	_	_	TX8				Transmit	Register				0000
6230	U2RXREG	31:16	_	-	_	_	_	-	_	-	_	—	—	-	—	—	—	—	0000
		15:0	_	_	—	—	_	_	—	RX8				Receive	Register				0000
6240	U2BRG <sup>(1)</sup>	31:16	—	_	_	—	_	_	_	-	-		_	_	_		—	_	0000
Lagan	<b>.</b>	15:0 aknown		not - un	implomente	d road as 'o	' Pocot volu	oc are chou	n in hovodo	BRG<	15:0>								0000

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

### TABLE 4-13: ADC REGISTERS MAP (CONTINUED)

ess						•	-			Bi	ts							
Virtual Addr (BF80_#)	····································											16/0	All Resets					
9110	ADC1BUFA	31:16							ADC Re	sult Word A	(ADC1BUFA	A<31:0>)						0000
9120	ADC1BUFB	31:16							ADC Re	sult Word B	(ADC1BUFE	3<31:0>)						0000
0120		15:0 31:16								ault Word C		2 -21:0- )						0000
9130	ADCIBUFC	15:0							ADC Re	suit word C		5<31:0>)						0000
9140	ADC1BUFD	15:0							ADC Re	sult Word D	(ADC1BUFE	D<31:0>)						0000
9150	ADC1BUFE	31:16 15:0		ADC Result Word E (ADC1BUFE<31:0>)														
9160	ADC1BUFF	31:16		ADC Result Word F (ADC1BUFF<31:0>)														
		15:0										,						0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

		υ	EVICES	5 UNL T	(-)														
SSS										В	its								
Virtual Addre (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3060	DCH0CON	31:16		—	—	—	—	—	—	_	—	—	—	—	—	—	—	—	0000
0000	201100011	15:0	—	—	—	—	—	—	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	l<1:0>	0000
3070	DCH0ECON	31:16	—	—	—	—	—	—	—	—		T	1	CHAIR	Q<7:0>				00FF
		15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FF00
3080	DCH0INT	31:16	_	—	—	—	—	—	—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
0000	Donionti	15:0	_	—	—	—	—	—	—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3090	DCH0SSA	31:16								CHSSA	A<31.0>								0000
	201100011	15:0								01100,	1101107								0000
30A0	DCH0DSA	31:16								CHDSA	A<31.0>								0000
00/10	2011020/1	15:0																	0000
30B0	DCH0SSIZ	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	0000
0020	DOI 100012	15:0	_	—	—	—	—	—	—	—				CHSSI	Z<7:0>				0000
3000	DCH0DSIZ	31:16	_	—	—	—	—	—	—	-	—	—	—	—	—	—	—	—	0000
	DONODOL	15:0	_	—	—	—	—	—	—	—		-		CHDSI	Z<7:0>	-			0000
3000	DCH0SPTR	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	0000
0020	Donioor III	15:0	_	—	—	—	—	—	—	—				CHST	R<7:0>				0000
30E0		31:16		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0020	BOHODI III	15:0	_	—	—	—	—	—	—	—		-		CHDPT	R<7:0>	-			0000
30E0	DCH0CSIZ	31:16	_	—	—	—	—	—	—	-	—	—	—	—	—	—	—	—	0000
001.0	DONOCOL	15:0	-	—	—	—	—	—	—	—				CHCSI	Z<7:0>				0000
3100	DCH0CPTR	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	0000
0100	Bollool III	15:0	_	—	—	—	—	—	—	-		-		CHCPT	R<7:0>	-			0000
3110		31:16		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0110	DONODIN	15:0	_	—	—	—	—	—	—	—		-		CHPDA	AT<7:0>	-			0000
3120	DCH1CON	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0120	Donnoon	15:0		—	—	—	—	—	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	l<1:0>	0000
3130	DCH1ECON	31:16		—	—	—	—	—	—	—				CHAIR	Q<7:0>	-			00FF
0100	Domeoon	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FF00
3140	DCH1INT	31:16	—	—	—	—	—	—	—	-	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
0,-10	2011111	15:0	—	—	—	—	—	—	—	-	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3150	DCH1SSA	31:16								CHSS4	A<31:0>								0000
		15:0																	0000
	de v_u	nknow	volue en P	acat _ III	aimplomonto	d road as '	' Pocot vol	una ara chay	un in hovod	noimal									

### TABLE 4-16: DMA CHANNELS 0-3 REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DESUGE 2010 (1) DESUGE 2010 (1)

All registers except DCHxSPTR, DCHxDPTR and DCHxCPTR have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

DS61143H-page 65

PIC32MX3XX/4XX

### TABLE 4-43: USB REGISTERS MAP<sup>(1)</sup>

0
S
o,
-
<u> </u>
4
ω
т
T
0
<u>.</u>
Ω.
Ð
8
Ň
10

es:											Bits								<i>(</i> 0
Virtual Addr (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
5040	U1OTG	31:16	—	—	_	—	_	_	_	-	—	—	—	—	_	—	—	-	
0010	IR <sup>(2)</sup>	15:0	—	—	—	—	—	—	_	_	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	—	VBUSVDIF	0000
5050	U1OTG	31:16	—	—	—	—	—	—	_	_	-	—	—	—		—	—	—	0000
	IE	15:0	_	—	—	—	_	—	_	_	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	—	VBUSVDIE	0000
5060	U1OTG	31:16	—	—	—	—	—	—	_	_	-	—	—	—		—	—	—	0000
	STATU	15:0	—	—	—	—	—		—	—	ID	—	LSTATE	—	SESVD	SESEND	—	VBUSVD	0000
5070	U1OTG	31:16	_	—	—	—	_	—	_	_	-	—	—	—	_	—	—	—	0000
	CON	15:0	—	—	—	—	—		—	—	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS	0000
5080	U1PWRC	31:16	—		_	—	_		_	_	—	—	—	—		—		—	0000
		15:0	—	_	_	—	—				UACTPND <sup>(4)</sup>	—	—	USLPGRD		_	USUSPEND	USBPWR	0000
	(2)	31:16	—		_	—	_		_	_	—			—		—		—	0000
5200	U1IR <sup>(2)</sup>	15:0	_	_	_	_	_	_	_	_	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	0000
																		DETACHIF	0000
		31:16	_	—	—	—	_	_	_	_	-	—	—	_		—	—	—	0000
5210	U1IE	15:0	_	_	_	_	_	_	_	_	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE	0000
																		DETACHIE	0000
5000		31:16	_		_	_			_	_	_	_	_	_			-	_	0000
5220	U1EIR	15:0	_	_	_	_	_	_	_	_	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF	0000
		04.40															EOFEF		0000
5000		31:16	_	_	_	_	_	_	_	_	_	_	_	_	-	_		_	0000
5230	UTEIE	15:0	_	—	—	—	_	—	_	_	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRUSEE	PIDEE	0000
		21.16															EOFEE		0000
5240	U1STAT <sup>(3)</sup>	15.0	_				_				_		— T = 2:0 \ (4)				_		0000
		21.16										LINDI	1<3.02**		DIK	TTD			0000
5250		51.10									_								0000
5250	UICON	15:0	-	—	—	—	—	—	—	—	JSTATE <sup>(4)</sup>	SE0 <sup>(4)</sup>	TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	SOFEN	0000
		31.16									_				_				0000
5260	U1ADDR	15.0	_	_	_		_	_	_	_	I SPDEN			DF	VADDR<6.0	>			0000
		31.16	_		_	_	_		_	_		_	_	_		_	_	_	0000
5270	U1BDTP1	15.0	_	_	_		_	_	_	_			R	I DTPTRI <7:15				_	0000
		10.0		Deset	unimplomo	ntod rood o	a foi Deast	volues ere	ahawa ia h	avadaaimal	1		D	2.1 INCN///					0000

Legend: Note 1:

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

This register does not have associated CLR, SET, and INV registers. 2:

All bits in this register are read-only; therefore, CLR, SET, and INV registers are not supported. 3:

4: The reset value for this bit is undefined.

NOTES:

### 11.0 USB ON-THE-GO (OTG)

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "USB On-The-Go (OTG)" (DS61126) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 fullspeed and low-speed embedded host, full-speed device, or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32MX USB OTG module is presented in Figure 11-1.

The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers, and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module. The PIC32MX USB module includes the following features:

- USB Full-Speed Support for Host and Device
- Low-Speed Host Support
- USB OTG Support
- Integrated Signaling Resistors
- Integrated Analog Comparators for VBUS Monitoring
- Integrated USB Transceiver
- Transaction Handshaking Performed by Hardware
- Endpoint Buffering Anywhere in System RAM
- Integrated DMA to Access System RAM and Flash

Note: The implementation and use of the USB specifications, as well as other third-party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.





### 15.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS61122) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC32MX3XX/4XX devices support up to five input capture channels.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes
  - Capture timer value on every falling edge of input at ICx pin
  - Capture timer value on every rising edge of input at ICx pin

- Capture timer value on every edge (rising and falling)
- 3. Capture timer value on every edge (rising and falling), specified edge first.
- 4. Prescaler Capture Event modes
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- · 4-word FIFO buffer for capture values
  - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts



### FIGURE 15-1: INPUT CAPTURE BLOCK DIAGRAM

#### 23.0 COMPARATOR

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to Section 19. "Comparator" (DS61110) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32MX3XX/4XX Analog Comparator module contains one or more comparator(s) that can be configured in a variety of ways.

Following are some of the key features of this module:

- · Selectable inputs available include:
  - Analog inputs multiplexed with I/O pins
  - On-chip internal absolute voltage reference (IVREF)
  - Comparator voltage reference (CVREF)
- · Outputs can be inverted
- · Selectable interrupt generation

A block diagram of the comparator module is illustrated in Figure 23-1.



#### FIGURE 23-1: COMPARATOR BLOCK DIAGRAM

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- On any form of device Reset.
- On a WDT time-out. See Section 26.2 "Watchdog Timer (WDT)".

If the interrupt priority is lower than or equal to current priority, the CPU will remain halted, but the PBCLK will start running and the device will enter into Idle mode.

Note: There is no FRZ mode for this module.

### 25.3.2 IDLE MODE

In the Idle mode, the CPU is halted but the System clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is halted. Peripherals can be individually configured to halt when entering Idle by setting their respective SIDL bit. Latency when exiting Idle mode is very low due to the CPU oscillator source remaining active.

PBCLK divider Note: Changing the ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in PB divisor ratio. Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to

> LPRC just prior to entering Sleep in order to save power. No oscillator start-up delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator startup/lock delays would be applied.

The device enters Idle mode when the SLPEN (OSCCON<4>) bit is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of CPU. If the priority of the interrupt event is lower than or equal to current priority of CPU, the CPU will remain halted and the device will remain in Idle mode.
- On any source of device Reset.
- On a WDT time-out interrupt. See Section 26.2 "Watchdog Timer (WDT)".

### 25.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK-to-PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as USB, Interrupt Controller, DMA, Bus Matrix and Prefetch Cache are clocked directly from SYSCLK, as a result, they are not affected by PBCLK divisor changes

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements such as baud rate accuracy should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

NOTES:

### 29.2 AC Characteristics and Timing Parameters

The information contained in this section defines  $\mathsf{PIC32MX3XX/4XX}$  AC characteristics and timing parameters.

### FIGURE 29-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



### TABLE 29-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHA	RACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V         (unless otherwise stated)       Operating temperature       -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+105°C for V-Temp									
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions					
DO56	Сю	All I/O pins and OSC2		—	50	pF	EC mode					
DO58	Св	SCLx, SDAx		_	400	pF	In I <sup>2</sup> C™ mode					

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

### FIGURE 29-2: EXTERNAL CLOCK TIMING



### FIGURE 29-9: OC/PWM MODULE TIMING CHARACTERISTICS



### TABLE 29-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAF	RACTERIS	TICS	Standard Operating Conditions: 2.3V to 3.6V         (unless otherwise stated)         Operating temperature         -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+105°C for V-Temp								
Param No.	Symbol	Characteristics <sup>(1)</sup>	Min	Typical <sup>(2)</sup>	Мах	Units	Conditions				
OC15	Tfd	Fault Input to PWM I/O Change	—	—	25	ns					
OC20	TFLT	Fault Input Pulse Width	50	—	_	ns	—				

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.





AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V         (unless otherwise stated)         Operating temperature         -40°C ≤TA ≤+85°C for Industrial         -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical	Max.	Units	Conditions
PS1	TdtV2wrH	Data In Valid before WR or CS Inactive (setup time)	20			ns	_
PS2	TwrH2dtl	WR or CS Inactive to Data – In Invalid (hold time)	40		_	ns	_
PS3	TrdL2dtV	RD and CS Active to Data – Out Valid	—	_	60	ns	_
PS4	TrdH2dtl	RD Active or CS Inactive to Data – Out Invalid	0	_	10	ns	_
PS5	Tcs	CS Active Time	Трв + 40			ns	
PS6	Twr	WR Active Time	Трв + 25	—		ns	
PS7	Trd	RD Active Time	Трв + 25	_		ns	

### TABLE 29-37: PARALLEL SLAVE PORT REQUIREMENTS

Note 1: These parameters are characterized, but not tested in manufacturing.